cf096.ll 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. ; RUN: %opt-exe %s -scopenested -scopenestinfo -analyze -S | %FileCheck %s
  2. ; CHECK: ScopeNestInfo:
  3. ; CHECK: @TopLevel_Begin
  4. ; CHECK: entry
  5. ; CHECK: @Switch_Begin
  6. ; CHECK: @Switch_Case
  7. ; CHECK: switch0.default
  8. ; CHECK: dx.SwitchBreak
  9. ; CHECK: @Switch_Break
  10. ; CHECK: @Switch_Break
  11. ; CHECK: @Switch_Case
  12. ; CHECK: switch0.case0
  13. ; CHECK: @Switch_Break
  14. ; CHECK: @Switch_Case
  15. ; CHECK: switch0.case1
  16. ; CHECK: dx.SwitchBreak.1
  17. ; CHECK: @Switch_Break
  18. ; CHECK: @Switch_Break
  19. ; CHECK: @Switch_Case
  20. ; CHECK: switch0.case2
  21. ; CHECK: @Switch_Begin
  22. ; CHECK: @Switch_Case
  23. ; CHECK: switch1.default
  24. ; CHECK: dx.SwitchBreak.3
  25. ; CHECK: @Switch_Break
  26. ; CHECK: @Switch_Break
  27. ; CHECK: @Switch_Case
  28. ; CHECK: switch1.case0
  29. ; CHECK: dx.SwitchBreak.4
  30. ; CHECK: @Switch_Break
  31. ; CHECK: @Switch_Break
  32. ; CHECK: @Switch_Case
  33. ; CHECK: switch1.case1
  34. ; CHECK: dx.SwitchBreak.5
  35. ; CHECK: @Switch_Break
  36. ; CHECK: @Switch_Break
  37. ; CHECK: @Switch_Case
  38. ; CHECK: switch1.case2
  39. ; CHECK: @Switch_Break
  40. ; CHECK: @Switch_End
  41. ; CHECK: dx.EndSwitchScope.2
  42. ; CHECK: @Switch_Break
  43. ; CHECK: @Switch_End
  44. ; CHECK: dx.EndSwitchScope
  45. ; CHECK: switch0.end
  46. ; CHECK: @TopLevel_End
  47. define i32 @main(i1 %c1, i1 %c2, i1 %c3, i32 %i1, i32 %i2) {
  48. entry:
  49. %res = alloca i32
  50. store i32 1, i32 *%res
  51. switch i32 %i1, label %switch0.default [ i32 0, label %switch0.case0
  52. i32 1, label %switch0.case1
  53. i32 11, label %switch0.case1
  54. i32 12, label %switch0.case2
  55. i32 2, label %switch0.case2 ]
  56. switch0.case0:
  57. ret i32 %i1
  58. switch0.case1:
  59. store i32 1, i32 *%res
  60. br label %switch0.end
  61. switch0.case2:
  62. store i32 2, i32 *%res
  63. ;; -------------------
  64. switch i32 %i1, label %switch1.default [ i32 0, label %switch1.case0
  65. i32 1, label %switch1.case1
  66. i32 11, label %switch1.case1
  67. i32 12, label %switch1.case2
  68. i32 2, label %switch1.case2 ]
  69. switch1.case0:
  70. store i32 898, i32 *%res
  71. br label %switch0.end
  72. switch1.case1:
  73. store i32 4, i32 *%res
  74. br label %switch0.end
  75. switch1.case2:
  76. ret i32 88
  77. switch1.default:
  78. store i32 -5, i32 *%res
  79. br label %switch0.end
  80. ;switch1.end:
  81. ; br label %switch0.end
  82. ;; ---------------------
  83. switch0.default:
  84. store i32 -1, i32 *%res
  85. br label %switch0.end
  86. switch0.end:
  87. %switch0.0 = load i32, i32 *%res
  88. %switch0.1 = add i32 %switch0.0, 1
  89. store i32 %switch0.1, i32 *%res
  90. %0 = load i32, i32 *%res
  91. ret i32 %0
  92. }