phi-spec-order.ll 3.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
  2. target triple = "powerpc64-bgq-linux"
  3. ; RUN: opt < %s -basicaa -aa-eval -print-all-alias-modref-info -disable-output 2>&1 | FileCheck %s
  4. @X = external global [16000 x double], align 32
  5. @Y = external global [16000 x double], align 32
  6. define signext i32 @s000() nounwind {
  7. entry:
  8. br label %for.cond2.preheader
  9. for.cond2.preheader: ; preds = %for.end, %entry
  10. %nl.018 = phi i32 [ 0, %entry ], [ %inc9, %for.end ]
  11. br label %for.body4
  12. for.body4: ; preds = %for.body4, %for.cond2.preheader
  13. %lsr.iv4 = phi [16000 x double]* [ %i11, %for.body4 ], [ bitcast (double* getelementptr inbounds ([16000 x double], [16000 x double]* @Y, i64 0, i64 8)
  14. to [16000 x double]*), %for.cond2.preheader ]
  15. %lsr.iv1 = phi [16000 x double]* [ %i10, %for.body4 ], [ @X, %for.cond2.preheader ]
  16. ; CHECK: NoAlias:{{[ \t]+}}[16000 x double]* %lsr.iv1, [16000 x double]* %lsr.iv4
  17. %lsr.iv = phi i32 [ %lsr.iv.next, %for.body4 ], [ 16000, %for.cond2.preheader ]
  18. %lsr.iv46 = bitcast [16000 x double]* %lsr.iv4 to <4 x double>*
  19. %lsr.iv12 = bitcast [16000 x double]* %lsr.iv1 to <4 x double>*
  20. %scevgep11 = getelementptr <4 x double>, <4 x double>* %lsr.iv46, i64 -2
  21. %i6 = load <4 x double>, <4 x double>* %scevgep11, align 32
  22. %add = fadd <4 x double> %i6, <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>
  23. store <4 x double> %add, <4 x double>* %lsr.iv12, align 32
  24. %scevgep10 = getelementptr <4 x double>, <4 x double>* %lsr.iv46, i64 -1
  25. %i7 = load <4 x double>, <4 x double>* %scevgep10, align 32
  26. %add.4 = fadd <4 x double> %i7, <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>
  27. %scevgep9 = getelementptr <4 x double>, <4 x double>* %lsr.iv12, i64 1
  28. store <4 x double> %add.4, <4 x double>* %scevgep9, align 32
  29. %i8 = load <4 x double>, <4 x double>* %lsr.iv46, align 32
  30. %add.8 = fadd <4 x double> %i8, <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>
  31. %scevgep8 = getelementptr <4 x double>, <4 x double>* %lsr.iv12, i64 2
  32. store <4 x double> %add.8, <4 x double>* %scevgep8, align 32
  33. %scevgep7 = getelementptr <4 x double>, <4 x double>* %lsr.iv46, i64 1
  34. %i9 = load <4 x double>, <4 x double>* %scevgep7, align 32
  35. %add.12 = fadd <4 x double> %i9, <double 1.000000e+00, double 1.000000e+00, double 1.000000e+00, double 1.000000e+00>
  36. %scevgep3 = getelementptr <4 x double>, <4 x double>* %lsr.iv12, i64 3
  37. store <4 x double> %add.12, <4 x double>* %scevgep3, align 32
  38. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep11, <4 x double>* %scevgep7
  39. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep10, <4 x double>* %scevgep7
  40. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep7, <4 x double>* %scevgep9
  41. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep11, <4 x double>* %scevgep3
  42. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep10, <4 x double>* %scevgep3
  43. ; CHECK: NoAlias:{{[ \t]+}}<4 x double>* %scevgep3, <4 x double>* %scevgep9
  44. %lsr.iv.next = add i32 %lsr.iv, -16
  45. %scevgep = getelementptr [16000 x double], [16000 x double]* %lsr.iv1, i64 0, i64 16
  46. %i10 = bitcast double* %scevgep to [16000 x double]*
  47. %scevgep5 = getelementptr [16000 x double], [16000 x double]* %lsr.iv4, i64 0, i64 16
  48. %i11 = bitcast double* %scevgep5 to [16000 x double]*
  49. %exitcond.15 = icmp eq i32 %lsr.iv.next, 0
  50. br i1 %exitcond.15, label %for.end, label %for.body4
  51. for.end: ; preds = %for.body4
  52. %inc9 = add nsw i32 %nl.018, 1
  53. %exitcond = icmp eq i32 %inc9, 400000
  54. br i1 %exitcond, label %for.end10, label %for.cond2.preheader
  55. for.end10: ; preds = %for.end
  56. ret i32 0
  57. }