crash_vectorizeTree.ll 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. ; RUN: opt -basicaa -slp-vectorizer -mtriple=x86_64-apple-macosx10.9.0 -mcpu=corei7-avx -S < %s | FileCheck %s
  2. target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
  3. target triple = "x86_64-apple-macosx10.9.0"
  4. ; This test used to crash because we were following phi chains incorrectly.
  5. ; We used indices to get the incoming value of two phi nodes rather than
  6. ; incoming block lookup.
  7. ; This can give wrong results when the ordering of incoming
  8. ; edges in the two phi nodes don't match.
  9. ;CHECK-LABEL: bar
  10. %0 = type { %1, %2 }
  11. %1 = type { double, double }
  12. %2 = type { double, double }
  13. ;define fastcc void @bar() {
  14. define void @bar() {
  15. %1 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 0
  16. %2 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 1
  17. %3 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 0
  18. %4 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 1
  19. %5 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 0
  20. %6 = getelementptr inbounds %0, %0* undef, i64 0, i32 1, i32 1
  21. br label %7
  22. ; <label>:7 ; preds = %18, %17, %17, %0
  23. %8 = phi double [ 2.800000e+01, %0 ], [ %11, %18 ], [ %11, %17 ], [ %11, %17 ]
  24. %9 = phi double [ 1.800000e+01, %0 ], [ %10, %18 ], [ %10, %17 ], [ %10, %17 ]
  25. store double %9, double* %1, align 8
  26. store double %8, double* %2, align 8
  27. %10 = load double, double* %3, align 8
  28. %11 = load double, double* %4, align 8
  29. br i1 undef, label %12, label %13
  30. ; <label>:12 ; preds = %7
  31. ret void
  32. ; <label>:13 ; preds = %7
  33. store double %10, double* %5, align 8
  34. store double %11, double* %6, align 8
  35. br i1 undef, label %14, label %15
  36. ; <label>:14 ; preds = %13
  37. br label %15
  38. ; <label>:15 ; preds = %14, %13
  39. br i1 undef, label %16, label %17
  40. ; <label>:16 ; preds = %15
  41. unreachable
  42. ; <label>:17 ; preds = %15
  43. switch i32 undef, label %18 [
  44. i32 32, label %7
  45. i32 103, label %7
  46. ]
  47. ; <label>:18 ; preds = %17
  48. br i1 undef, label %7, label %19
  49. ; <label>:19 ; preds = %18
  50. unreachable
  51. }