|
|
@@ -30,7 +30,7 @@ freg: OP_LCONV_TO_R8 (lreg) {
|
|
|
tree->inst_basereg = X86_ESP;
|
|
|
tree->inst_offset = 0;
|
|
|
mono_bblock_add_inst (s->cbb, tree);
|
|
|
- MONO_EMIT_NEW_BIALU_IMM (s, OP_ADD_IMM, X86_ESP, X86_ESP, 8);
|
|
|
+ MONO_EMIT_NEW_BIALU_IMM (s, OP_SUB_IMM, X86_ESP, X86_ESP, 8);
|
|
|
}
|
|
|
|
|
|
freg: OP_LCONV_TO_R4 (lreg) {
|
|
|
@@ -43,7 +43,7 @@ freg: OP_LCONV_TO_R4 (lreg) {
|
|
|
/* change precision */
|
|
|
MONO_EMIT_NEW_STORE_MEMBASE (s, OP_STORER4_MEMBASE_REG, X86_ESP, 0, state->reg1);
|
|
|
MONO_EMIT_NEW_LOAD_MEMBASE_OP (s, OP_LOADR4_MEMBASE, state->reg1, X86_ESP, 0);
|
|
|
- MONO_EMIT_NEW_BIALU_IMM (s, OP_ADD_IMM, X86_ESP, X86_ESP, 8);
|
|
|
+ MONO_EMIT_NEW_BIALU_IMM (s, OP_SUB_IMM, X86_ESP, X86_ESP, 8);
|
|
|
}
|
|
|
|
|
|
freg: CEE_CONV_R_UN (reg) {
|
|
|
@@ -53,7 +53,7 @@ freg: CEE_CONV_R_UN (reg) {
|
|
|
tree->inst_basereg = X86_ESP;
|
|
|
tree->inst_offset = 0;
|
|
|
mono_bblock_add_inst (s->cbb, tree);
|
|
|
- MONO_EMIT_NEW_BIALU_IMM (s, OP_ADD_IMM, X86_ESP, X86_ESP, 8);
|
|
|
+ MONO_EMIT_NEW_BIALU_IMM (s, OP_SUB_IMM, X86_ESP, X86_ESP, 8);
|
|
|
}
|
|
|
|
|
|
cflags: OP_COMPARE (CEE_LDIND_I4 (base), reg) {
|