idct8x8_msa.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * Copyright (c) 2015 The WebM project authors. All Rights Reserved.
  3. *
  4. * Use of this source code is governed by a BSD-style license
  5. * that can be found in the LICENSE file in the root of the source
  6. * tree. An additional intellectual property rights grant can be found
  7. * in the file PATENTS. All contributing project authors may
  8. * be found in the AUTHORS file in the root of the source tree.
  9. */
  10. #include "vpx_dsp/mips/inv_txfm_msa.h"
  11. void vpx_idct8x8_64_add_msa(const int16_t *input, uint8_t *dst,
  12. int32_t dst_stride) {
  13. v8i16 in0, in1, in2, in3, in4, in5, in6, in7;
  14. /* load vector elements of 8x8 block */
  15. LD_SH8(input, 8, in0, in1, in2, in3, in4, in5, in6, in7);
  16. /* rows transform */
  17. TRANSPOSE8x8_SH_SH(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  18. in4, in5, in6, in7);
  19. /* 1D idct8x8 */
  20. VP9_IDCT8x8_1D(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  21. in4, in5, in6, in7);
  22. /* columns transform */
  23. TRANSPOSE8x8_SH_SH(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  24. in4, in5, in6, in7);
  25. /* 1D idct8x8 */
  26. VP9_IDCT8x8_1D(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  27. in4, in5, in6, in7);
  28. /* final rounding (add 2^4, divide by 2^5) and shift */
  29. SRARI_H4_SH(in0, in1, in2, in3, 5);
  30. SRARI_H4_SH(in4, in5, in6, in7, 5);
  31. /* add block and store 8x8 */
  32. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, in0, in1, in2, in3);
  33. dst += (4 * dst_stride);
  34. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, in4, in5, in6, in7);
  35. }
  36. void vpx_idct8x8_12_add_msa(const int16_t *input, uint8_t *dst,
  37. int32_t dst_stride) {
  38. v8i16 in0, in1, in2, in3, in4, in5, in6, in7;
  39. v8i16 s0, s1, s2, s3, s4, s5, s6, s7, k0, k1, k2, k3, m0, m1, m2, m3;
  40. v4i32 tmp0, tmp1, tmp2, tmp3;
  41. v8i16 zero = { 0 };
  42. /* load vector elements of 8x8 block */
  43. LD_SH8(input, 8, in0, in1, in2, in3, in4, in5, in6, in7);
  44. TRANSPOSE8X4_SH_SH(in0, in1, in2, in3, in0, in1, in2, in3);
  45. /* stage1 */
  46. ILVL_H2_SH(in3, in0, in2, in1, s0, s1);
  47. k0 = VP9_SET_COSPI_PAIR(cospi_28_64, -cospi_4_64);
  48. k1 = VP9_SET_COSPI_PAIR(cospi_4_64, cospi_28_64);
  49. k2 = VP9_SET_COSPI_PAIR(-cospi_20_64, cospi_12_64);
  50. k3 = VP9_SET_COSPI_PAIR(cospi_12_64, cospi_20_64);
  51. DOTP_SH4_SW(s0, s0, s1, s1, k0, k1, k2, k3, tmp0, tmp1, tmp2, tmp3);
  52. SRARI_W4_SW(tmp0, tmp1, tmp2, tmp3, DCT_CONST_BITS);
  53. PCKEV_H2_SH(zero, tmp0, zero, tmp1, s0, s1);
  54. PCKEV_H2_SH(zero, tmp2, zero, tmp3, s2, s3);
  55. BUTTERFLY_4(s0, s1, s3, s2, s4, s7, s6, s5);
  56. /* stage2 */
  57. ILVR_H2_SH(in3, in1, in2, in0, s1, s0);
  58. k0 = VP9_SET_COSPI_PAIR(cospi_16_64, cospi_16_64);
  59. k1 = VP9_SET_COSPI_PAIR(cospi_16_64, -cospi_16_64);
  60. k2 = VP9_SET_COSPI_PAIR(cospi_24_64, -cospi_8_64);
  61. k3 = VP9_SET_COSPI_PAIR(cospi_8_64, cospi_24_64);
  62. DOTP_SH4_SW(s0, s0, s1, s1, k0, k1, k2, k3, tmp0, tmp1, tmp2, tmp3);
  63. SRARI_W4_SW(tmp0, tmp1, tmp2, tmp3, DCT_CONST_BITS);
  64. PCKEV_H2_SH(zero, tmp0, zero, tmp1, s0, s1);
  65. PCKEV_H2_SH(zero, tmp2, zero, tmp3, s2, s3);
  66. BUTTERFLY_4(s0, s1, s2, s3, m0, m1, m2, m3);
  67. /* stage3 */
  68. s0 = __msa_ilvr_h(s6, s5);
  69. k1 = VP9_SET_COSPI_PAIR(-cospi_16_64, cospi_16_64);
  70. DOTP_SH2_SW(s0, s0, k1, k0, tmp0, tmp1);
  71. SRARI_W2_SW(tmp0, tmp1, DCT_CONST_BITS);
  72. PCKEV_H2_SH(zero, tmp0, zero, tmp1, s2, s3);
  73. /* stage4 */
  74. BUTTERFLY_8(m0, m1, m2, m3, s4, s2, s3, s7, in0, in1, in2, in3, in4, in5, in6,
  75. in7);
  76. TRANSPOSE4X8_SH_SH(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  77. in4, in5, in6, in7);
  78. VP9_IDCT8x8_1D(in0, in1, in2, in3, in4, in5, in6, in7, in0, in1, in2, in3,
  79. in4, in5, in6, in7);
  80. /* final rounding (add 2^4, divide by 2^5) and shift */
  81. SRARI_H4_SH(in0, in1, in2, in3, 5);
  82. SRARI_H4_SH(in4, in5, in6, in7, 5);
  83. /* add block and store 8x8 */
  84. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, in0, in1, in2, in3);
  85. dst += (4 * dst_stride);
  86. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, in4, in5, in6, in7);
  87. }
  88. void vpx_idct8x8_1_add_msa(const int16_t *input, uint8_t *dst,
  89. int32_t dst_stride) {
  90. int16_t out;
  91. int32_t val;
  92. v8i16 vec;
  93. out = ROUND_POWER_OF_TWO((input[0] * cospi_16_64), DCT_CONST_BITS);
  94. out = ROUND_POWER_OF_TWO((out * cospi_16_64), DCT_CONST_BITS);
  95. val = ROUND_POWER_OF_TWO(out, 5);
  96. vec = __msa_fill_h(val);
  97. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, vec, vec, vec, vec);
  98. dst += (4 * dst_stride);
  99. VP9_ADDBLK_ST8x4_UB(dst, dst_stride, vec, vec, vec, vec);
  100. }