|
|
@@ -215,6 +215,9 @@ enum class ExecutionMode : unsigned {
|
|
|
StreamingInterfaceINTEL = 6154,
|
|
|
RegisterMapInterfaceINTEL = 6160,
|
|
|
NamedBarrierCountINTEL = 6417,
|
|
|
+ MaximumRegistersINTEL = 6461,
|
|
|
+ MaximumRegistersIdINTEL = 6462,
|
|
|
+ NamedMaximumRegistersINTEL = 6463,
|
|
|
Max = 0x7fffffff,
|
|
|
};
|
|
|
|
|
|
@@ -1152,6 +1155,7 @@ enum class Capability : unsigned {
|
|
|
RayQueryPositionFetchKHR = 5391,
|
|
|
AtomicFloat16VectorNV = 5404,
|
|
|
RayTracingDisplacementMicromapNV = 5409,
|
|
|
+ RawAccessChainsNV = 5414,
|
|
|
SubgroupShuffleINTEL = 5568,
|
|
|
SubgroupBufferBlockIOINTEL = 5569,
|
|
|
SubgroupImageBlockIOINTEL = 5570,
|
|
|
@@ -1225,6 +1229,7 @@ enum class Capability : unsigned {
|
|
|
GroupUniformArithmeticKHR = 6400,
|
|
|
MaskedGatherScatterINTEL = 6427,
|
|
|
CacheControlsINTEL = 6441,
|
|
|
+ RegisterLimitsINTEL = 6460,
|
|
|
Max = 0x7fffffff,
|
|
|
};
|
|
|
|
|
|
@@ -1393,6 +1398,23 @@ enum class StoreCacheControl : unsigned {
|
|
|
Max = 0x7fffffff,
|
|
|
};
|
|
|
|
|
|
+enum class NamedMaximumNumberOfRegisters : unsigned {
|
|
|
+ AutoINTEL = 0,
|
|
|
+ Max = 0x7fffffff,
|
|
|
+};
|
|
|
+
|
|
|
+enum class RawAccessChainOperandsShift : unsigned {
|
|
|
+ RobustnessPerComponentNV = 0,
|
|
|
+ RobustnessPerElementNV = 1,
|
|
|
+ Max = 0x7fffffff,
|
|
|
+};
|
|
|
+
|
|
|
+enum class RawAccessChainOperandsMask : unsigned {
|
|
|
+ MaskNone = 0,
|
|
|
+ RobustnessPerComponentNV = 0x00000001,
|
|
|
+ RobustnessPerElementNV = 0x00000002,
|
|
|
+};
|
|
|
+
|
|
|
enum class Op : unsigned {
|
|
|
OpNop = 0,
|
|
|
OpUndef = 1,
|
|
|
@@ -1870,6 +1892,7 @@ enum class Op : unsigned {
|
|
|
OpConvertUToSampledImageNV = 5395,
|
|
|
OpConvertSampledImageToUNV = 5396,
|
|
|
OpSamplerImageAddressingModeNV = 5397,
|
|
|
+ OpRawAccessChainNV = 5398,
|
|
|
OpSubgroupShuffleINTEL = 5571,
|
|
|
OpSubgroupShuffleDownINTEL = 5572,
|
|
|
OpSubgroupShuffleUpINTEL = 5573,
|
|
|
@@ -2604,6 +2627,7 @@ inline void HasResultAndType(Op opcode, bool *hasResult, bool *hasResultType) {
|
|
|
case Op::OpConvertUToSampledImageNV: *hasResult = true; *hasResultType = true; break;
|
|
|
case Op::OpConvertSampledImageToUNV: *hasResult = true; *hasResultType = true; break;
|
|
|
case Op::OpSamplerImageAddressingModeNV: *hasResult = false; *hasResultType = false; break;
|
|
|
+ case Op::OpRawAccessChainNV: *hasResult = true; *hasResultType = true; break;
|
|
|
case Op::OpSubgroupShuffleINTEL: *hasResult = true; *hasResultType = true; break;
|
|
|
case Op::OpSubgroupShuffleDownINTEL: *hasResult = true; *hasResultType = true; break;
|
|
|
case Op::OpSubgroupShuffleUpINTEL: *hasResult = true; *hasResultType = true; break;
|
|
|
@@ -2908,6 +2932,10 @@ constexpr CooperativeMatrixOperandsMask operator|(CooperativeMatrixOperandsMask
|
|
|
constexpr CooperativeMatrixOperandsMask operator&(CooperativeMatrixOperandsMask a, CooperativeMatrixOperandsMask b) { return CooperativeMatrixOperandsMask(unsigned(a) & unsigned(b)); }
|
|
|
constexpr CooperativeMatrixOperandsMask operator^(CooperativeMatrixOperandsMask a, CooperativeMatrixOperandsMask b) { return CooperativeMatrixOperandsMask(unsigned(a) ^ unsigned(b)); }
|
|
|
constexpr CooperativeMatrixOperandsMask operator~(CooperativeMatrixOperandsMask a) { return CooperativeMatrixOperandsMask(~unsigned(a)); }
|
|
|
+constexpr RawAccessChainOperandsMask operator|(RawAccessChainOperandsMask a, RawAccessChainOperandsMask b) { return RawAccessChainOperandsMask(unsigned(a) | unsigned(b)); }
|
|
|
+constexpr RawAccessChainOperandsMask operator&(RawAccessChainOperandsMask a, RawAccessChainOperandsMask b) { return RawAccessChainOperandsMask(unsigned(a) & unsigned(b)); }
|
|
|
+constexpr RawAccessChainOperandsMask operator^(RawAccessChainOperandsMask a, RawAccessChainOperandsMask b) { return RawAccessChainOperandsMask(unsigned(a) ^ unsigned(b)); }
|
|
|
+constexpr RawAccessChainOperandsMask operator~(RawAccessChainOperandsMask a) { return RawAccessChainOperandsMask(~unsigned(a)); }
|
|
|
|
|
|
} // end namespace spv
|
|
|
|
Бранимир Караџић