|
@@ -322,20 +322,20 @@ TEST_CASE("simd_load", "")
|
|
|
, 0.0f, 1.0f, 2.0f, 3.0f
|
|
, 0.0f, 1.0f, 2.0f, 3.0f
|
|
|
);
|
|
);
|
|
|
|
|
|
|
|
-// simd_check_float("ld"
|
|
|
|
|
-// , simd_ld<simd256_t>(0.0f, 1.0f, 2.0f, 3.0f, 4.0f, 5.0f, 6.0f, 7.0f)
|
|
|
|
|
-// , 0.0f, 1.0f, 2.0f, 3.0f, 4.0f, 5.0f, 6.0f, 7.0f
|
|
|
|
|
-// );
|
|
|
|
|
|
|
+ simd_check_float("ld"
|
|
|
|
|
+ , simd_ld<simd256_t>(0.0f, 1.0f, 2.0f, 3.0f, 4.0f, 5.0f, 6.0f, 7.0f)
|
|
|
|
|
+ , 0.0f, 1.0f, 2.0f, 3.0f, 4.0f, 5.0f, 6.0f, 7.0f
|
|
|
|
|
+ );
|
|
|
|
|
|
|
|
simd_check_int32("ild"
|
|
simd_check_int32("ild"
|
|
|
, simd_ild(uint32_t(-1), 0, 1, 2)
|
|
, simd_ild(uint32_t(-1), 0, 1, 2)
|
|
|
, uint32_t(-1), 0, 1, 2
|
|
, uint32_t(-1), 0, 1, 2
|
|
|
);
|
|
);
|
|
|
|
|
|
|
|
-// simd_check_int32("ild"
|
|
|
|
|
-// , simd_ild<simd256_t>(uint32_t(-1), 0, 1, 2, 3, 4, 5, 6)
|
|
|
|
|
-// , uint32_t(-1), 0, 1, 2, 3, 4, 5, 6
|
|
|
|
|
-// );
|
|
|
|
|
|
|
+ simd_check_int32("ild"
|
|
|
|
|
+ , simd_ild<simd256_t>(uint32_t(-1), 0, 1, 2, 3, 4, 5, 6)
|
|
|
|
|
+ , uint32_t(-1), 0, 1, 2, 3, 4, 5, 6
|
|
|
|
|
+ );
|
|
|
|
|
|
|
|
simd_check_int32("ild"
|
|
simd_check_int32("ild"
|
|
|
, simd_ild(uint32_t(-1), uint32_t(-2), uint32_t(-3), uint32_t(-4) )
|
|
, simd_ild(uint32_t(-1), uint32_t(-2), uint32_t(-3), uint32_t(-4) )
|
|
@@ -346,13 +346,21 @@ TEST_CASE("simd_load", "")
|
|
|
, 0, 0, 0, 0
|
|
, 0, 0, 0, 0
|
|
|
);
|
|
);
|
|
|
|
|
|
|
|
- simd_check_uint32("isplat", simd_isplat(0x80000001)
|
|
|
|
|
|
|
+ simd_check_uint32("isplat", simd_isplat<simd128_t>(0x80000001)
|
|
|
, 0x80000001, 0x80000001, 0x80000001, 0x80000001
|
|
, 0x80000001, 0x80000001, 0x80000001, 0x80000001
|
|
|
);
|
|
);
|
|
|
|
|
|
|
|
- simd_check_float("isplat", simd_splat(1.0f)
|
|
|
|
|
|
|
+ simd_check_float("splat", simd_splat<simd128_t>(1.0f)
|
|
|
, 1.0f, 1.0f, 1.0f, 1.0f
|
|
, 1.0f, 1.0f, 1.0f, 1.0f
|
|
|
);
|
|
);
|
|
|
|
|
+
|
|
|
|
|
+ simd_check_uint32("isplat", simd_isplat<simd256_t>(0x80000001)
|
|
|
|
|
+ , 0x80000001, 0x80000001, 0x80000001, 0x80000001, 0x80000001, 0x80000001, 0x80000001, 0x80000001
|
|
|
|
|
+ );
|
|
|
|
|
+
|
|
|
|
|
+ simd_check_float("splat", simd_splat<simd256_t>(1.0f)
|
|
|
|
|
+ , 1.0f, 1.0f, 1.0f, 1.0f, 1.0f, 1.0f, 1.0f, 1.0f
|
|
|
|
|
+ );
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
TEST_CASE("simd_arithmetic", "")
|
|
TEST_CASE("simd_arithmetic", "")
|
|
@@ -386,7 +394,7 @@ TEST_CASE("simd_sqrt", "")
|
|
|
);
|
|
);
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
-TEST_CASE("float4", "")
|
|
|
|
|
|
|
+TEST_CASE("simd", "")
|
|
|
{
|
|
{
|
|
|
const simd128_t isplat = simd_isplat(0x80000001);
|
|
const simd128_t isplat = simd_isplat(0x80000001);
|
|
|
simd_check_uint32("sll"
|
|
simd_check_uint32("sll"
|