|
|
@@ -0,0 +1,113 @@
|
|
|
+ {
|
|
|
+ Copyright (c) 1998-2004 by Jonas Maebe, member of the Free Pascal
|
|
|
+ Development Team
|
|
|
+
|
|
|
+ This unit contains several types and constants necessary for the
|
|
|
+ optimizer to work on the sparc architecture
|
|
|
+
|
|
|
+ This program is free software; you can redistribute it and/or modify
|
|
|
+ it under the terms of the GNU General Public License as published by
|
|
|
+ the Free Software Foundation; either version 2 of the License, or
|
|
|
+ (at your option) any later version.
|
|
|
+
|
|
|
+ This program is distributed in the hope that it will be useful,
|
|
|
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
+ GNU General Public License for more details.
|
|
|
+
|
|
|
+ You should have received a copy of the GNU General Public License
|
|
|
+ along with this program; if not, write to the Free Software
|
|
|
+ Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
+
|
|
|
+ ****************************************************************************
|
|
|
+}
|
|
|
+Unit aoptcpub; { Assembler OPTimizer CPU specific Base }
|
|
|
+
|
|
|
+{$i fpcdefs.inc}
|
|
|
+
|
|
|
+{ enable the following define if memory references can have a scaled index }
|
|
|
+{ define RefsHaveScale}
|
|
|
+
|
|
|
+{ enable the following define if memory references can have a segment }
|
|
|
+{ override }
|
|
|
+{ define RefsHaveSegment}
|
|
|
+
|
|
|
+Interface
|
|
|
+
|
|
|
+Uses
|
|
|
+ cpubase,aasmcpu,AOptBase;
|
|
|
+
|
|
|
+Type
|
|
|
+
|
|
|
+{ type of a normal instruction }
|
|
|
+ TInstr = Taicpu;
|
|
|
+ PInstr = ^TInstr;
|
|
|
+
|
|
|
+{ ************************************************************************* }
|
|
|
+{ **************************** TCondRegs ********************************** }
|
|
|
+{ ************************************************************************* }
|
|
|
+{ Info about the conditional registers }
|
|
|
+ TCondRegs = Object
|
|
|
+ Constructor Init;
|
|
|
+ Destructor Done;
|
|
|
+ End;
|
|
|
+
|
|
|
+{ ************************************************************************* }
|
|
|
+{ **************************** TAoptBaseCpu ******************************* }
|
|
|
+{ ************************************************************************* }
|
|
|
+
|
|
|
+ TAoptBaseCpu = class(TAoptBase)
|
|
|
+ End;
|
|
|
+
|
|
|
+
|
|
|
+{ ************************************************************************* }
|
|
|
+{ ******************************* Constants ******************************* }
|
|
|
+{ ************************************************************************* }
|
|
|
+Const
|
|
|
+
|
|
|
+{ the maximum number of things (registers, memory, ...) a single instruction }
|
|
|
+{ changes }
|
|
|
+
|
|
|
+ MaxCh = 3;
|
|
|
+
|
|
|
+{ the maximum number of operands an instruction has }
|
|
|
+
|
|
|
+ MaxOps = 3;
|
|
|
+
|
|
|
+{Oper index of operand that contains the source (reference) with a load }
|
|
|
+{instruction }
|
|
|
+
|
|
|
+ LoadSrc = 0;
|
|
|
+
|
|
|
+{Oper index of operand that contains the destination (register) with a load }
|
|
|
+{instruction }
|
|
|
+
|
|
|
+ LoadDst = 1;
|
|
|
+
|
|
|
+{Oper index of operand that contains the source (register) with a store }
|
|
|
+{instruction }
|
|
|
+
|
|
|
+ StoreSrc = 0;
|
|
|
+
|
|
|
+{Oper index of operand that contains the destination (reference) with a load }
|
|
|
+{instruction }
|
|
|
+
|
|
|
+ StoreDst = 1;
|
|
|
+
|
|
|
+ aopt_uncondjmp = A_JMP;
|
|
|
+ aopt_condjmp = A_Jcc;
|
|
|
+
|
|
|
+Implementation
|
|
|
+
|
|
|
+{ ************************************************************************* }
|
|
|
+{ **************************** TCondRegs ********************************** }
|
|
|
+{ ************************************************************************* }
|
|
|
+Constructor TCondRegs.init;
|
|
|
+Begin
|
|
|
+End;
|
|
|
+
|
|
|
+Destructor TCondRegs.Done; {$ifdef inl} inline; {$endif inl}
|
|
|
+Begin
|
|
|
+End;
|
|
|
+
|
|
|
+End.
|
florian