|
@@ -82,6 +82,9 @@ FPSR,$05,$00,$02,fpsr,0,0
|
|
TPIDR_EL0,$05,$00,$03,tpidr_el0,0,0
|
|
TPIDR_EL0,$05,$00,$03,tpidr_el0,0,0
|
|
MPIDR_EL1,$05,$00,$04,mpidr_el1,0,0
|
|
MPIDR_EL1,$05,$00,$04,mpidr_el1,0,0
|
|
|
|
|
|
|
|
+CNTFRQ_EL0,$03,$03,$0D,cntfrq_el0,0,0
|
|
|
|
+CNTPCT_EL0,$03,$03,$0E,cntpct_el0,0,0
|
|
|
|
+
|
|
; vfp registers
|
|
; vfp registers
|
|
; generated by fpc/compiler/utils/gena64vfp.pp to avoid tedious typing
|
|
; generated by fpc/compiler/utils/gena64vfp.pp to avoid tedious typing
|
|
B0,$04,$01,$00,b0,64,64
|
|
B0,$04,$01,$00,b0,64,64
|