 J. Gareth "Curious Kit" Moreton
|
2a50d5abf8
* ARMv7A / A64: Constant writes to memory merged to larger forms where possible
|
3 years ago |
|
J. Gareth "Curious Kit" Moreton
|
096d5f50b2
* arm / a64: New optimisation for removing the number of necessary S/UXTB/H instructions
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
b1a9150160
* arm / a64: Factored out common conditional checks in "OptPass1UXTB",
|
1 year ago |
 florian
|
fd74c26707
* TARMAsmOptimizer.USxtOp2Op sets register size if needed
|
1 year ago |
|
florian
|
5b03123bd4
* ensure register size is set properly by AndSxt2And
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
9ee1821622
* arm / a64: Extended the AND; CMP -> ANDS family of optimisations to catch BIC as well as AND
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
f77b9fa4ef
* arm/a64: Fixed bug where shifter operand was not preserved in AND/CMP -> TST optimisation
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
1dbcba4796
* arm/a64: Bug fix where instructions optimised into "mov r0,r0"
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
271f69db12
* arm/a64: "OptPass2AND" and "OptPass2CMP" adapted to remove vestigial CMP and TST instructions
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
b18c10d0d8
* arm/a64: New "OptPass2TST" routine to catch "TST; B.c; AND -> ANDS; B.c" optimisation
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
9f19f582c4
* arm/a64: New AND/CMP -> TST or ANDS optimisation
|
1 year ago |
|
J. Gareth "Curious Kit" Moreton
|
af9c9a826e
* a64: Porting of MatchOperand function from x86 that takes integer parameter
|
3 years ago |
|
florian
|
3e5f6d3228
* use AllocRegbetween in TARMAsmOptimizer.RemoveSuperfluousMove, resolves #39921
|
2 years ago |
|
florian
|
4b1978026a
* more use of USxtOp2Op
|
2 years ago |
|
florian
|
5cbb36f218
* factor out TARMAsmOptimizer.USxtOp2Op
|
2 years ago |
|
florian
|
4846bd78fb
* building of arm compiler fixed
|
2 years ago |
|
florian
|
c1db756617
+ ARM/Aarch64: *xt*Op2Op optimizations
|
2 years ago |
|
florian
|
cebb47fe9a
* factor out GetNextInstructionUsingReg calls in TARMAsmOptimizer.OptPass1*XT*
|
2 years ago |
|
florian
|
9061fba9ff
* refactoring
|
2 years ago |
|
florian
|
018c1e5dfd
* cosmetics
|
2 years ago |
|
J. Gareth "Curious Kit" Moreton
|
06cbb6edc7
* a64: Updated debug messages to follow standard.
|
3 years ago |
|
J. Gareth "Curious Kit" Moreton
|
d6ff4ed967
* arm/a64: New sbfx/ubfx -> mov optimisation
|
3 years ago |
|
florian
|
a6921fff7b
+ Aarch64: SxthSxtw2Sxth optimization
|
3 years ago |
|
Florian Klämpfl
|
a47f153dae
* avoid to create a stack frame on aarch64 if possible
|
6 years ago |
 Jonas Maebe
|
c745ae4836
AArch64 popt: don't replace registers with X/WZR
|
3 years ago |
|
florian
|
2e8c99947a
* define DEBUG_AOPTCPU if EXTDEBUG is used
|
3 years ago |
|
florian
|
5762e687a3
* (modified) patch by J. Gareth Moreton: ARM/AArch64 Some short-range LDR/STR optimisations, last part of #38841
|
3 years ago |
|
florian
|
40e1a09e6c
* improved AndUtxh2And optimization
|
4 years ago |
 pierre
|
9bad5180bb
Avoid using UXT and SXT instructions on arm version below 6
|
4 years ago |
|
florian
|
d936280c6b
* (modified) patch by J. Gareth Moreton to unify ldr/str optimizations on Aarch64/ARM, part of #38841
|
4 years ago |
