 florian
|
99b71eafda
* simplified code
|
5 months ago |
|
florian
|
9cb6497fae
+ function node_not_zero and make use of it
|
6 months ago |
|
florian
|
b2f6214b33
+ a_bit_scan_reg_reg gets a flag if src cannot be zero: this simplifies the generated code
|
6 months ago |
 Michaël Van Canneyt
|
5d100fd2c6
cpuNbitalu is not the correct type for fpc_atomic_cmp_xchg_alu on webassembly
|
7 months ago |
|
Michaël Van Canneyt
|
3f0593b554
* Better fix for atomic operations on wasm
|
7 months ago |
|
florian
|
80750f7591
* second_abs: don't supply a separate 64 bit code path for high level cpu targets
|
1 year ago |
|
florian
|
240739e71d
* compilation on 64 bit targets fixed
|
1 year ago |
|
florian
|
13e7f947ea
* all CPUs use now internal abs(<int64>) so overflow checking is possible
|
1 year ago |
|
florian
|
c87213085f
* overflow checking for generic abs(<int64>)
|
1 year ago |
|
florian
|
8132ccd42b
+ generic implementation of abs(<int64>)
|
1 year ago |
 J. Gareth "Curious Kit" Moreton
|
81b7b80749
* Added support for 64-bit min/max intrinsics
|
1 year ago |
 Sven/Sarah Barth
|
c59b6a5d8d
* High() and Length() for dynamic arrays deal with sizesinttype instead of ossinttype (on AVR the former is 16-bit while the later is 8-bit thus this is an important distinction)
|
3 years ago |
|
J. Gareth "Curious Kit" Moreton
|
d5a104f493
Fixed Internal Error 2020120501 number clash
|
3 years ago |
|
florian
|
316f2429f0
* do not omit location_force_reg on second operand of sar/ro* if
|
4 years ago |
|
florian
|
01178532e5
* sar*/ro* do not call location_force_reg if not needed
|
4 years ago |
 yury
|
64c586b86d
* Removed/ifdefed lots of unused variables.
|
4 years ago |
|
florian
|
6e4997265c
+ min/max intrinsics for internal use by the compiler
|
4 years ago |
|
florian
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
4 years ago |
 nickysn
|
0f6ab0de17
* handle LOC_(C)SUBSETREG/REF in second_NegNot_assign
|
5 years ago |
|
nickysn
|
5aaf863d56
* only call cg64.a_XXX_loc for LOC_(C)REFERENCE and LOC_(C)REGISTER locations in
|
5 years ago |
|
florian
|
cfe2d94b25
* fix LLVM after r45177
|
5 years ago |
|
florian
|
9e0337f248
* do not use an extra register in tcginlinenode.second_IncDec if not needed
|
5 years ago |
|
florian
|
6c71fd461d
* avoid internalerror for dec/inc(...,v) with v>high(int64), resolves #35298
|
5 years ago |
|
florian
|
70a836c4a2
* first part of merging parts of Jeppe's intrinsics patch, mainly r31135
|
5 years ago |
|
florian
|
f7a052f884
+ inline high(<dyn. array>), resolves #28536
|
5 years ago |
 Jonas Maebe
|
04d295f186
* first step towards supporting 32 bit targets with the LLVM code generator:
|
6 years ago |
|
Jonas Maebe
|
122d0d36d6
+ volatile() expression that marks an expression as volatile
|
6 years ago |
 Károly Balogh
|
6629e72d79
m68k: reinstate the inc/dec tempregister type hack again in an isolated way (it was removed in r40385, as it was breaking llvm target)
|
6 years ago |
|
Jonas Maebe
|
026d06cffb
- reverted r39188, as this hack removes the type correctness of the
|
6 years ago |
|
Károly Balogh
|
bbbaa39d79
ncginl: another approach to fix the same issue #39184 supposed to address. keep left.resultdef, but try to make the target def always ordinal of an equal size, so it ends up in a data register on m68k
|
7 years ago |
