 nickysn
|
6f2e64ff90
+ added function get_ref_address_size
|
7 years ago |
|
nickysn
|
b0653a6313
+ added functions is_32_bit_ref and is_64_bit_ref, similar to is_16_bit_ref
|
7 years ago |
|
nickysn
|
2b6e5d817e
* changed the parameter of is_16_bit_ref to be a treference, instead of toper
|
7 years ago |
|
nickysn
|
baf492c7a5
+ another helper function: x86_parameterized_string_op_param_count
|
7 years ago |
|
nickysn
|
0fb79946a5
+ added support for the parameterized versions of the x86 string instructions
|
7 years ago |
|
nickysn
|
92a52a9f4d
+ implemented support for instructions with non-native address size on i8086
|
7 years ago |
|
nickysn
|
8589b946fc
* different versions (behind cpu specific ifdefs) of process_ea_ref renamed
|
7 years ago |
|
nickysn
|
31c9214884
* replaced R_SUBADDR with the appropriate size (R_SUBW, R_SUBD or R_SUBQ) in
|
7 years ago |
|
nickysn
|
e701fa8de1
* converted the x86 instruction flags to a set, so they can be extended more
|
8 years ago |
 florian
|
1ffdf02b94
+ Ch_*Op4
|
8 years ago |
|
florian
|
b1dff29cbf
* removed unused units
|
8 years ago |
|
nickysn
|
0c244046a9
* proper register change info for the movs,cmps and scas x86 string instructions
|
8 years ago |
|
nickysn
|
1d34e96064
+ added x86 instruction flag Ch_RFLAGScc, indicating instructions that read
|
8 years ago |
|
nickysn
|
1146b7c12c
+ added detailed information for individual flag bits use for most x86
|
8 years ago |
|
nickysn
|
869f395a31
+ added knowledge to the compiler for the x86 instructions, that don't read
|
8 years ago |
|
nickysn
|
9303a8f61a
* changed the x86 TInsProp.Ch structure from a 3-element array to a pascal set;
|
8 years ago |
|
nickysn
|
189e49998c
* fixes to the x86 instruction flags tracking attributes:
|
8 years ago |
|
nickysn
|
3d28878210
+ added taicpu.op_reg_reg_ref() constructor for x86, in order to support the
|
8 years ago |
 Jonas Maebe
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
 sergei
|
b5660401fe
* Some cleanup for AVX part of internal assembler. Functionality is not changed.
|
8 years ago |
|
sergei
|
ebe134febc
* Fixed memory reference size for MOVSS instruction, Mantis #29954.
|
8 years ago |
|
sergei
|
edf943a4f6
* Changed memory operand size for VMOVSS instruction to 32 bits, Mantis #29957.
|
8 years ago |
|
florian
|
56252d59f0
+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933
|
8 years ago |
 pierre
|
38f751573a
Copy TExternChain type and AddSymbol procedure to unit aasmcpu from agx86nsm unit
|
9 years ago |
|
florian
|
ec92bc3390
* case of identifiers fixed
|
9 years ago |
|
florian
|
406e3c4ac1
+ support xgetbv instruction, resolves issue #29958
|
9 years ago |
|
florian
|
8d5cc3dfa4
* (extended and modified) patch by Emelyanov Roman to add suport of RDRAND, RDSEED and TSX instructions set, resolves issue #29893.
|
9 years ago |
|
nickysn
|
b562bcfdbd
* fixed the alignment filler in code sections on i8086 to always use nops,
|
9 years ago |
|
nickysn
|
cf3230b100
- removed IF_CENTAUR and replaced it with IF_CYRIX. Rationale: only 3 Centaur -
|
9 years ago |
|
nickysn
|
9a2f5e01d7
+ added range checking for the immediate operand of NEC V20/V30's instructions CLR1, SET1, NOT1 and TEST1
|
9 years ago |
