 florian
|
490c431bf9
* make use of not_zero in tbasecgarm.a_bit_scan_reg_reg
|
hai 8 meses |
|
florian
|
b2f6214b33
+ a_bit_scan_reg_reg gets a flag if src cannot be zero: this simplifies the generated code
|
hai 8 meses |
|
florian
|
bea36238e7
* generate fmrx instruction only if the cpu has the vfp extension, resolves #40985
|
hai 11 meses |
|
florian
|
f49da05633
* unified g_concatcopy_move
|
hai 1 ano |
|
florian
|
c87213085f
* overflow checking for generic abs(<int64>)
|
hai 1 ano |
|
florian
|
a71cc71585
+ function needs_check_for_fpu_exceptions to unify fpu exception handling
|
hai 1 ano |
|
florian
|
be401422fd
* more warnings after last commit fixed
|
%!s(int64=3) %!d(string=hai) anos |
|
florian
|
2a93e65511
* seperator => separator
|
%!s(int64=3) %!d(string=hai) anos |
|
florian
|
356afdd25b
* ARM (thumb): do not save registers in routines marked as noreturn
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
3f8aeadb91
* do not generate exit code for arm (thumb and thumb-2) if a routine is marked as noreturn
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
695665c393
+ optimized multiplication for "symmetric" bit patterns on arm
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
09d6398942
* arm: better cfi
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
e694897bb3
* initial implementation of CFI support for arm (non-thumb)
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
a3d68e6839
* arm thumb: generate proper cfi
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
0316a7697f
* arm thumb1: several fixes for the internal assembler writer
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
dda9f83dfe
* factored out tbasecgarm.init_mmregister_allocator
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
87e1dc159d
* do not mess with FPA registers if they are not available
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
3b49e95415
* do not initialize unncessary register allocators
|
%!s(int64=4) %!d(string=hai) anos |
|
florian
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
%!s(int64=5) %!d(string=hai) anos |
 Jonas Maebe
|
e7d1a77f9a
* rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
497ff94cb0
+ fpu_fpv4_sp_d32
|
%!s(int64=5) %!d(string=hai) anos |
|
Jonas Maebe
|
1e3f72403e
* renamed getintparaloc to getcgtempparaloc
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
29bdbdba95
* reduce amount of software floating point exception checking, VSTR, VMOV, VLDR do not raise those
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
16163b74ec
+ support for the gnu2 general-dynamic tls model on arm, use it instead of the gnu one as the gnu2 one can be relaxed (access optimizations by the linker)
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
03dfc615dc
+ new relocations for arm tls
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
ba0768b6a6
* building with -Cfvfpv2 hopefully fixed
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
867df5362c
+ basic Neon support in the assembler writer
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
85edf1c1eb
* reworked arm vfp capability handling to use fpu_capabilites
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
99f92ce5dd
* insert FPC_THROWFPUEXCEPTION call into the correct assembler list
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
46bac33a2d
+ fpu_capabilities for arm
|
%!s(int64=6) %!d(string=hai) anos |
