| .. |
|
aasmcpu.pas
|
53052f26a0
* changed output parameter of process_ea_ref() from "out" to "var", as it is
|
10 rokov pred |
|
agx86att.pas
|
1c0c944311
Added x86_64-embedded target. Patch from Benjamin Rosseaux
|
9 rokov pred |
|
agx86int.pas
|
094a3c4350
* fixes masm code generation for rep mov*
|
10 rokov pred |
|
agx86nsm.pas
|
1c0c944311
Added x86_64-embedded target. Patch from Benjamin Rosseaux
|
9 rokov pred |
|
aoptx86.pas
|
c40240990e
* popt386 uses now also all routines of aoptx86
|
10 rokov pred |
|
cga.pas
|
d88d644925
+ support for FMA intrinsic: if there is no hardware support, the compiler throws an error.
|
11 rokov pred |
|
cgx86.pas
|
1b965e6766
* x86: Don't save/restore integer registers that are volatile per calling convention of current procedure. It implies that nothing will be saved for procedures with OLDFPCCALL, FAR16 and PASCAL and calling conventions. OLDFPCCALL restores behavior that was in effect before r25224.
|
10 rokov pred |
|
cpubase.pas
|
2861362780
* Reuse binary search routine from rgbase.pas to look up AT&T register names, removes need in regnumber_count_bsstart constant. Resolves #29471.
|
9 rokov pred |
|
hlcgx86.pas
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 rokov pred |
|
itcpugas.pas
|
2861362780
* Reuse binary search routine from rgbase.pas to look up AT&T register names, removes need in regnumber_count_bsstart constant. Resolves #29471.
|
9 rokov pred |
|
itx86int.pas
|
0e41df598e
* merge i8086 branch by Nikolay Nikolov
|
12 rokov pred |
|
ni86mem.pas
|
4a79481c51
* isolated segment-related functionality of tabsolutevarsym into i386/i8086-
|
11 rokov pred |
|
nx86add.pas
|
da696057ab
* converted register_maybe_adjust_setbase() to the high level code generator
|
10 rokov pred |
|
nx86cal.pas
|
8046826e4e
+ also allow x86 call ref for references that contain only non-imaginary registers (no infinite spilling problems there either)
|
10 rokov pred |
|
nx86cnv.pas
|
0fc1fd6ac1
* replaced current_procinfo.currtrue/falselabel with storing the true/false
|
10 rokov pred |
|
nx86con.pas
|
45f60bc4b5
* small changes (copyright, typo, readability)
|
13 rokov pred |
|
nx86inl.pas
|
da696057ab
* converted register_maybe_adjust_setbase() to the high level code generator
|
10 rokov pred |
|
nx86ld.pas
|
06fc6ac491
* fixed threadvar support on linux/i386 and android/i386 after r31639
|
10 rokov pred |
|
nx86mat.pas
|
374148b966
* fixed compilation of 8086 compiler.
|
10 rokov pred |
|
nx86mem.pas
|
d6de2c03cb
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
10 rokov pred |
|
nx86set.pas
|
da696057ab
* converted register_maybe_adjust_setbase() to the high level code generator
|
10 rokov pred |
|
rax86.pas
|
21c9712ea2
* allow 32-bit operand sizes in the i8086 version of Tx86Operand.SetSize, so
|
10 rokov pred |
|
rax86att.pas
|
42d251da1c
- x86 assembler readers: cleaned out operand swapping code. Operands of TInstruction are kept in AT&T order, Intel reader attaches operands right-to-left. It was effectively the same way before the change (except Intel reader attaching operands left-to-right, followed by a single swap), operand order checks all over the place were just reducing readability.
|
11 rokov pred |
|
rax86int.pas
|
f69f6336e9
* Replaced hacks with resetting 'c' to zero and decreasing inputpointer by boolean parameter to skipcomment and skipoldtpcomment. This parameter specifies whether first character of comment should be read.
|
10 rokov pred |
|
rgx86.pas
|
7949bebb8d
* synchronised with r28168 of trunk
|
11 rokov pred |
|
symi86.pas
|
4f7b4a2735
* changed {$ifdef x86} code in defcmp into virtual methods
|
10 rokov pred |
|
symx86.pas
|
33d711794e
* adaptation for symx86 to r32340
|
10 rokov pred |
|
x86ins.dat
|
80b3e3020a
* the SEGFS and SEGGS prefixes are 386+
|
10 rokov pred |
|
x86reg.dat
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
12 rokov pred |
Jeppe Johansen
1c0c944311
Added x86_64-embedded target. Patch from Benjamin Rosseaux