| .. |
|
aoptcpu.pas
|
02c3f328a2
- RISC-V: Share optimizations between 32 and 64-bit.
|
5 years ago |
|
aoptcpub.pas
|
9b0ff05ee8
- get rid of MaxOps, it is redundant with max_operands
|
6 years ago |
|
aoptcpuc.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
aoptcpud.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
cgcpu.pas
|
b2f5f6ac7d
+ RiscV32: use sext.b if available
|
5 months ago |
|
cpuinfo.pas
|
da6c0e919b
+ RiscV: rv32gcb
|
5 months ago |
|
cpunode.pas
|
971d97c179
+ RiscV: make use of the fmv.w.x/fmv.d.x instruction to load 0.0
|
6 months ago |
|
cpupara.pas
|
b7608b045b
* RiscV: push_addr_param unified
|
7 months ago |
|
cpupi.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
cputarg.pas
|
bedd4edc72
+ first work for esp32-c3 support
|
2 years ago |
|
hlcgcpu.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrv32add.pas
|
c83e6c34a9
riscv32: Fix 64bit comparisons
|
2 years ago |
|
nrv32cal.pas
|
44150f43ac
* RISC-V 32 compilation fixed
|
7 years ago |
|
nrv32cnv.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
nrv32mat.pas
|
a9ab15c60d
Fix compilation of riscv32 compiler
|
6 months ago |
|
nrv32util.pas
|
b4a83e29a4
* fixes RiscV32 building
|
7 months ago |
|
rrv32con.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32dwa.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32nor.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32num.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32rni.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32sri.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32sta.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32std.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv32sup.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
symcpu.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
florian
b2f5f6ac7d
+ RiscV32: use sext.b if available