cpubase.pas 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl and Peter Vreman
  3. Contains the base types for the i386 and x86-64 architecture
  4. * This code was inspired by the NASM sources
  5. The Netwide Assembler is Copyright (c) 1996 Simon Tatham and
  6. Julian Hall. All rights reserved.
  7. This program is free software; you can redistribute it and/or modify
  8. it under the terms of the GNU General Public License as published by
  9. the Free Software Foundation; either version 2 of the License, or
  10. (at your option) any later version.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. ****************************************************************************
  19. }
  20. {# Base unit for processor information. This unit contains
  21. enumerations of registers, opcodes, sizes, and other
  22. such things which are processor specific.
  23. }
  24. unit cpubase;
  25. {$i fpcdefs.inc}
  26. interface
  27. uses
  28. cutils,cclasses,
  29. globtype,
  30. cgbase
  31. ;
  32. {*****************************************************************************
  33. Assembler Opcodes
  34. *****************************************************************************}
  35. type
  36. {$ifdef x86_64}
  37. TAsmOp={$i x8664op.inc}
  38. {$else x86_64}
  39. TAsmOp={$i i386op.inc}
  40. {$endif x86_64}
  41. { This should define the array of instructions as string }
  42. op2strtable=array[tasmop] of string[11];
  43. const
  44. { First value of opcode enumeration }
  45. firstop = low(tasmop);
  46. { Last value of opcode enumeration }
  47. lastop = high(tasmop);
  48. {*****************************************************************************
  49. Registers
  50. *****************************************************************************}
  51. const
  52. { Invalid register number }
  53. RS_INVALID = $ff;
  54. { Integer Super registers }
  55. RS_RAX = $00; {EAX}
  56. RS_RCX = $01; {ECX}
  57. RS_RDX = $02; {EDX}
  58. RS_RBX = $03; {EBX}
  59. RS_RSI = $04; {ESI}
  60. RS_RDI = $05; {EDI}
  61. RS_RBP = $06; {EBP}
  62. RS_RSP = $07; {ESP}
  63. RS_R8 = $08; {R8}
  64. RS_R9 = $09; {R9}
  65. RS_R10 = $0a; {R10}
  66. RS_R11 = $0b; {R11}
  67. RS_R12 = $0c; {R12}
  68. RS_R13 = $0d; {R13}
  69. RS_R14 = $0e; {R14}
  70. RS_R15 = $0f; {R15}
  71. { create aliases to allow code sharing between x86-64 and i386 }
  72. RS_EAX = RS_RAX;
  73. RS_EBX = RS_RBX;
  74. RS_ECX = RS_RCX;
  75. RS_EDX = RS_RDX;
  76. RS_ESI = RS_RSI;
  77. RS_EDI = RS_RDI;
  78. RS_EBP = RS_RBP;
  79. RS_ESP = RS_RSP;
  80. { Number of first imaginary register }
  81. first_int_imreg = $10;
  82. { Float Super registers }
  83. RS_ST0 = $00;
  84. RS_ST1 = $01;
  85. RS_ST2 = $02;
  86. RS_ST3 = $03;
  87. RS_ST4 = $04;
  88. RS_ST5 = $05;
  89. RS_ST6 = $06;
  90. RS_ST7 = $07;
  91. { Number of first imaginary register }
  92. first_fpu_imreg = $08;
  93. { MM Super registers }
  94. RS_XMM0 = $00;
  95. RS_XMM1 = $01;
  96. RS_XMM2 = $02;
  97. RS_XMM3 = $03;
  98. RS_XMM4 = $04;
  99. RS_XMM5 = $05;
  100. RS_XMM6 = $06;
  101. RS_XMM7 = $07;
  102. RS_XMM8 = $08;
  103. RS_XMM9 = $09;
  104. RS_XMM10 = $0a;
  105. RS_XMM11 = $0b;
  106. RS_XMM12 = $0c;
  107. RS_XMM13 = $0d;
  108. RS_XMM14 = $0e;
  109. RS_XMM15 = $0f;
  110. { Number of first imaginary register }
  111. {$ifdef x86_64}
  112. first_mm_imreg = $10;
  113. {$else x86_64}
  114. first_mm_imreg = $08;
  115. {$endif x86_64}
  116. { The subregister that specifies the entire register }
  117. {$ifdef x86_64}
  118. R_SUBWHOLE = R_SUBQ; {Hammer}
  119. {$else x86_64}
  120. R_SUBWHOLE = R_SUBD; {i386}
  121. {$endif x86_64}
  122. { Available Registers }
  123. {$ifdef x86_64}
  124. {$i r8664con.inc}
  125. {$else x86_64}
  126. {$i r386con.inc}
  127. {$endif x86_64}
  128. type
  129. { Number of registers used for indexing in tables }
  130. {$ifdef x86_64}
  131. tregisterindex=0..{$i r8664nor.inc}-1;
  132. {$else x86_64}
  133. tregisterindex=0..{$i r386nor.inc}-1;
  134. {$endif x86_64}
  135. const
  136. {$warning TODO Calculate bsstart}
  137. regnumber_count_bsstart = 64;
  138. regnumber_table : array[tregisterindex] of tregister = (
  139. {$ifdef x86_64}
  140. {$i r8664num.inc}
  141. {$else x86_64}
  142. {$i r386num.inc}
  143. {$endif x86_64}
  144. );
  145. regstabs_table : array[tregisterindex] of shortint = (
  146. {$ifdef x86_64}
  147. {$i r8664stab.inc}
  148. {$else x86_64}
  149. {$i r386stab.inc}
  150. {$endif x86_64}
  151. );
  152. regdwarf_table : array[tregisterindex] of shortint = (
  153. {$ifdef x86_64}
  154. {$i r8664dwrf.inc}
  155. {$else x86_64}
  156. {$i r386dwrf.inc}
  157. {$endif x86_64}
  158. );
  159. type
  160. totherregisterset = set of tregisterindex;
  161. {*****************************************************************************
  162. Conditions
  163. *****************************************************************************}
  164. type
  165. TAsmCond=(C_None,
  166. C_A,C_AE,C_B,C_BE,C_C,C_E,C_G,C_GE,C_L,C_LE,C_NA,C_NAE,
  167. C_NB,C_NBE,C_NC,C_NE,C_NG,C_NGE,C_NL,C_NLE,C_NO,C_NP,
  168. C_NS,C_NZ,C_O,C_P,C_PE,C_PO,C_S,C_Z
  169. );
  170. const
  171. cond2str:array[TAsmCond] of string[3]=('',
  172. 'a','ae','b','be','c','e','g','ge','l','le','na','nae',
  173. 'nb','nbe','nc','ne','ng','nge','nl','nle','no','np',
  174. 'ns','nz','o','p','pe','po','s','z'
  175. );
  176. {*****************************************************************************
  177. Flags
  178. *****************************************************************************}
  179. type
  180. TResFlags = (F_E,F_NE,F_G,F_L,F_GE,F_LE,F_C,F_NC,
  181. F_A,F_AE,F_B,F_BE,
  182. F_S,F_NS,F_O,F_NO);
  183. {*****************************************************************************
  184. Constants
  185. *****************************************************************************}
  186. const
  187. { declare aliases }
  188. LOC_SSEREGISTER = LOC_MMREGISTER;
  189. LOC_CSSEREGISTER = LOC_CMMREGISTER;
  190. max_operands = 3;
  191. maxfpuregs = 8;
  192. {*****************************************************************************
  193. CPU Dependent Constants
  194. *****************************************************************************}
  195. {$i cpubase.inc}
  196. {*****************************************************************************
  197. Helpers
  198. *****************************************************************************}
  199. function cgsize2subreg(s:Tcgsize):Tsubregister;
  200. function reg2opsize(r:Tregister):topsize;
  201. function reg_cgsize(const reg: tregister): tcgsize;
  202. function is_calljmp(o:tasmop):boolean;
  203. procedure inverse_flags(var f: TResFlags);
  204. function flags_to_cond(const f: TResFlags) : TAsmCond;
  205. function is_segment_reg(r:tregister):boolean;
  206. function findreg_by_number(r:Tregister):tregisterindex;
  207. function std_regnum_search(const s:string):Tregister;
  208. function std_regname(r:Tregister):string;
  209. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  210. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  211. implementation
  212. uses
  213. rgbase,verbose;
  214. const
  215. {$ifdef x86_64}
  216. std_regname_table : array[tregisterindex] of string[7] = (
  217. {$i r8664std.inc}
  218. );
  219. regnumber_index : array[tregisterindex] of tregisterindex = (
  220. {$i r8664rni.inc}
  221. );
  222. std_regname_index : array[tregisterindex] of tregisterindex = (
  223. {$i r8664sri.inc}
  224. );
  225. {$else x86_64}
  226. std_regname_table : array[tregisterindex] of string[7] = (
  227. {$i r386std.inc}
  228. );
  229. regnumber_index : array[tregisterindex] of tregisterindex = (
  230. {$i r386rni.inc}
  231. );
  232. std_regname_index : array[tregisterindex] of tregisterindex = (
  233. {$i r386sri.inc}
  234. );
  235. {$endif x86_64}
  236. {*****************************************************************************
  237. Helpers
  238. *****************************************************************************}
  239. function cgsize2subreg(s:Tcgsize):Tsubregister;
  240. begin
  241. case s of
  242. OS_8,OS_S8:
  243. cgsize2subreg:=R_SUBL;
  244. OS_16,OS_S16:
  245. cgsize2subreg:=R_SUBW;
  246. OS_32,OS_S32:
  247. cgsize2subreg:=R_SUBD;
  248. OS_64,OS_S64:
  249. cgsize2subreg:=R_SUBQ;
  250. OS_M64:
  251. cgsize2subreg:=R_SUBNONE;
  252. OS_F32,OS_F64,OS_C64,
  253. OS_M128,OS_MS128:
  254. cgsize2subreg:=R_SUBWHOLE;
  255. else
  256. internalerror(200301231);
  257. end;
  258. end;
  259. function reg_cgsize(const reg: tregister): tcgsize;
  260. const subreg2cgsize:array[Tsubregister] of Tcgsize =
  261. (OS_NO,OS_8,OS_8,OS_16,OS_32,OS_64,OS_NO,OS_NO,OS_NO,OS_F32,OS_F64);
  262. begin
  263. case getregtype(reg) of
  264. R_INTREGISTER :
  265. reg_cgsize:=subreg2cgsize[getsubreg(reg)];
  266. R_FPUREGISTER :
  267. reg_cgsize:=OS_F80;
  268. R_MMXREGISTER:
  269. reg_cgsize:=OS_M64;
  270. R_MMREGISTER:
  271. reg_cgsize:=subreg2cgsize[getsubreg(reg)];
  272. R_SPECIALREGISTER :
  273. case reg of
  274. NR_CS,NR_DS,NR_ES,NR_SS,NR_FS,NR_GS:
  275. reg_cgsize:=OS_16
  276. else
  277. reg_cgsize:=OS_32
  278. end
  279. else
  280. internalerror(200303181);
  281. end;
  282. end;
  283. function reg2opsize(r:Tregister):topsize;
  284. const
  285. subreg2opsize : array[tsubregister] of topsize =
  286. (S_NO,S_B,S_B,S_W,S_L,S_Q,S_NO,S_NO,S_NO,S_NO,S_NO);
  287. begin
  288. reg2opsize:=S_L;
  289. case getregtype(r) of
  290. R_INTREGISTER :
  291. reg2opsize:=subreg2opsize[getsubreg(r)];
  292. R_FPUREGISTER :
  293. reg2opsize:=S_FL;
  294. R_MMXREGISTER,
  295. R_MMREGISTER :
  296. reg2opsize:=S_MD;
  297. R_SPECIALREGISTER :
  298. begin
  299. case r of
  300. NR_CS,NR_DS,NR_ES,
  301. NR_SS,NR_FS,NR_GS :
  302. reg2opsize:=S_W;
  303. end;
  304. end;
  305. else
  306. internalerror(200303181);
  307. end;
  308. end;
  309. function is_calljmp(o:tasmop):boolean;
  310. begin
  311. case o of
  312. A_CALL,
  313. A_JCXZ,
  314. A_JECXZ,
  315. A_JMP,
  316. A_LOOP,
  317. A_LOOPE,
  318. A_LOOPNE,
  319. A_LOOPNZ,
  320. A_LOOPZ,
  321. A_Jcc :
  322. is_calljmp:=true;
  323. else
  324. is_calljmp:=false;
  325. end;
  326. end;
  327. procedure inverse_flags(var f: TResFlags);
  328. const
  329. inv_flags: array[TResFlags] of TResFlags =
  330. (F_NE,F_E,F_LE,F_GE,F_L,F_G,F_NC,F_C,
  331. F_BE,F_B,F_AE,F_A,
  332. F_NS,F_S,F_NO,F_O);
  333. begin
  334. f:=inv_flags[f];
  335. end;
  336. function flags_to_cond(const f: TResFlags) : TAsmCond;
  337. const
  338. flags_2_cond : array[TResFlags] of TAsmCond =
  339. (C_E,C_NE,C_G,C_L,C_GE,C_LE,C_C,C_NC,C_A,C_AE,C_B,C_BE,C_S,C_NS,C_O,C_NO);
  340. begin
  341. result := flags_2_cond[f];
  342. end;
  343. function is_segment_reg(r:tregister):boolean;
  344. begin
  345. result:=false;
  346. case r of
  347. NR_CS,NR_DS,NR_ES,
  348. NR_SS,NR_FS,NR_GS :
  349. result:=true;
  350. end;
  351. end;
  352. function findreg_by_number(r:Tregister):tregisterindex;
  353. var
  354. hr : tregister;
  355. begin
  356. { for the name the sub reg doesn't matter }
  357. hr:=r;
  358. case getsubreg(hr) of
  359. R_SUBMMS,R_SUBMMD:
  360. setsubreg(hr,R_SUBNONE);
  361. end;
  362. result:=findreg_by_number_table(hr,regnumber_index);
  363. end;
  364. function std_regnum_search(const s:string):Tregister;
  365. begin
  366. result:=regnumber_table[findreg_by_name_table(s,std_regname_table,std_regname_index)];
  367. end;
  368. function std_regname(r:Tregister):string;
  369. var
  370. p : tregisterindex;
  371. begin
  372. p:=findreg_by_number_table(r,regnumber_index);
  373. if p<>0 then
  374. result:=std_regname_table[p]
  375. else
  376. result:=generic_regname(r);
  377. end;
  378. function inverse_cond(const c: TAsmCond): TAsmCond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  379. const
  380. inverse: array[TAsmCond] of TAsmCond=(C_None,
  381. C_NA,C_NAE,C_NB,C_NBE,C_NC,C_NE,C_NG,C_NGE,C_NL,C_NLE,C_A,C_AE,
  382. C_B,C_BE,C_C,C_E,C_G,C_GE,C_L,C_LE,C_O,C_P,
  383. C_S,C_Z,C_NO,C_NP,C_NP,C_P,C_NS,C_NZ
  384. );
  385. begin
  386. result := inverse[c];
  387. end;
  388. function conditions_equal(const c1, c2: TAsmCond): boolean; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  389. begin
  390. result := c1 = c2;
  391. end;
  392. end.