cpubase.pas 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341
  1. {
  2. Copyright (c) 2016-2017 by Karoly Balogh
  3. Contains the base types for the WebAssembly
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. { This Unit contains the base types for the Java Virtual Machine
  18. }
  19. unit cpubase;
  20. {$i fpcdefs.inc}
  21. interface
  22. uses
  23. globtype,
  24. aasmbase,cpuinfo,cgbase;
  25. {*****************************************************************************
  26. Assembler Opcodes
  27. *****************************************************************************}
  28. type
  29. TAsmOp=(A_None,
  30. // control flow
  31. a_block, a_loop, a_br, a_br_if, a_br_table, a_if, a_else, a_end,
  32. a_return, a_unreachable,
  33. // basic
  34. a_nop, a_drop, a_i32_const, a_i64_const, a_f32_const, a_f64_const,
  35. a_get_local, a_set_local, a_tee_local, a_get_global, a_set_global,
  36. a_select, a_call, a_call_indirect,
  37. // integer
  38. a_i32_add, a_i64_add, a_i32_sub, a_i64_sub, a_i32_mul, a_i64_mul,
  39. a_i32_div_s, a_i64_div_s, a_i32_div_u, a_i64_div_u, a_i32_rem_s, a_i64_rem_s,
  40. a_i32_rem_u, a_i64_rem_u, a_i32_and, a_i64_and, a_i32_or, a_i64_or,
  41. a_i32_xor, a_i64_xor, a_i32_shl, a_i64_shl, a_i32_shr_s, a_i64_shr_s,
  42. a_i32_shr_u, a_i64_shr_u, a_i32_rotl, a_i64_rotl, a_i32_rotr, a_i64_rotr,
  43. a_i32_clz, a_i64_clz, a_i32_ctz, a_i64_ctz, a_i32_popcnt, a_i64_popcnt,
  44. a_i32_eqz, a_i64_eqz,
  45. // floating point
  46. a_f32_add, a_f64_add, a_f32_sub, a_f64_sub, a_f32_mul, a_f64_mul,
  47. a_f32_div, a_f64_div, a_f32_sqrt, a_f64_sqrt, a_f32_min, a_f64_min,
  48. a_f32_max, a_f64_max, a_f32_ceil, a_f64_ceil, a_f32_floor, a_f64_floor,
  49. a_f32_trunc, a_f64_trunc, a_f32_nearest, a_f64_nearest, a_f32_abs, a_f64_abs,
  50. a_f32_neg, a_f64_neg, a_f32_copysign, a_f64_copysign,
  51. // integer compare
  52. a_i32_eq, a_i64_eq, a_i32_ne, a_i64_ne, a_i32_lt_s, a_i64_lt_s,
  53. a_i32_lt_u, a_i64_lt_u, a_i32_le_s, a_i64_le_s, a_i32_le_u, a_i64_le_u,
  54. a_i32_gt_s, a_i64_gt_s, a_i32_gt_u, a_i64_gt_u, a_i32_ge_s, a_i64_ge_s,
  55. a_i32_ge_u, a_i64_ge_u,
  56. // floating point compare
  57. a_f32_eq, a_f64_eq, a_f32_ne, a_f64_ne, a_f32_lt, a_f64_lt,
  58. a_f32_le, a_f64_le, a_f32_gt, a_f64_gt, a_f32_ge, a_f64_ge,
  59. // conversion
  60. a_i32_wrap_i64, a_i64_extend_s_i32, a_i64_extend_u_i32,
  61. a_i32_trunc_s_f32, a_i32_trunc_s_f64, a_i64_trunc_s_f32, a_i64_trunc_s_f64,
  62. a_i32_trunc_u_f32, a_i32_trunc_u_f64, a_i64_trunc_u_f32, a_i64_trunc_u_f64,
  63. a_f32_demote_f64, a_f64_promote_f32,
  64. a_f32_convert_s_i32, a_f32_convert_s_i64,a_f64_convert_s_i32,a_f64_convert_s_i64,
  65. a_f32_convert_u_i32, a_f32_convert_u_i64,a_f64_convert_u_i32,a_f64_convert_u_i64,
  66. a_i32_reinterpret_f32, a_i64_reinterpret_f64, a_f32_reinterpret_i32, a_f64_reinterpret_f64,
  67. // load/store
  68. a_i32_load, a_i64_load, a_f32_load, a_f64_load,
  69. a_i32_store, a_i64_store, a_f32_store, a_f64_store,
  70. a_i32_load8_s, a_i32_load16_s, a_i64_load8_s, a_i64_load16_s, a_i64_load32_s,
  71. a_i32_load8_u, a_i32_load16_u, a_i64_load8_u, a_i64_load16_u, a_i64_load32_u,
  72. a_i32_store8, a_i32_store16, a_i64_store8, a_i64_store16, a_i64_store32,
  73. // additional memory
  74. a_grow_memory, a_current_memory
  75. );
  76. {# This should define the array of instructions as string }
  77. op2strtable=array[tasmop] of string[8];
  78. Const
  79. {# First value of opcode enumeration }
  80. firstop = low(tasmop);
  81. {# Last value of opcode enumeration }
  82. lastop = high(tasmop);
  83. {*****************************************************************************
  84. Registers
  85. *****************************************************************************}
  86. type
  87. { Number of registers used for indexing in tables }
  88. tregisterindex=0..{$i rwasmnor.inc}-1; // no registers in wasm
  89. totherregisterset = set of tregisterindex;
  90. const
  91. { Available Superregisters }
  92. // there's no registers in wasm
  93. {$i rwasmsup.inc}
  94. { No Subregisters }
  95. R_SUBWHOLE = R_SUBNONE;
  96. { Available Registers }
  97. // there's no registers in wasm
  98. {$i rwasmcon.inc}
  99. { aliases }
  100. { used as base register in references for parameters passed to
  101. subroutines: these are passed on the evaluation stack, but this way we
  102. can use the offset field to indicate the order, which is used by ncal
  103. to sort the parameters }
  104. NR_EVAL_STACK_BASE = NR_R0;
  105. maxvarregs = 1;
  106. maxfpuvarregs = 1;
  107. { Integer Super registers first and last }
  108. first_int_imreg = 2;
  109. { Float Super register first and last }
  110. first_fpu_imreg = 2;
  111. { MM Super register first and last }
  112. first_mm_imreg = 2;
  113. regnumber_table : array[tregisterindex] of tregister = (
  114. {$i rwasmnum.inc}
  115. );
  116. EVALSTACKLOCS = [LOC_REGISTER,LOC_CREGISTER,LOC_FPUREGISTER,LOC_CFPUREGISTER,
  117. LOC_MMREGISTER,LOC_CMMREGISTER,LOC_SUBSETREG,LOC_CSUBSETREG];
  118. {*****************************************************************************
  119. References
  120. *****************************************************************************}
  121. type
  122. { array reference types }
  123. tarrayreftype = (art_none,art_indexreg,art_indexref,art_indexconst);
  124. {*****************************************************************************
  125. Conditions
  126. *****************************************************************************}
  127. type
  128. // not used by jvm target
  129. TAsmCond=(C_None);
  130. {*****************************************************************************
  131. Constants
  132. *****************************************************************************}
  133. const
  134. max_operands = 2;
  135. {*****************************************************************************
  136. Default generic sizes
  137. *****************************************************************************}
  138. {$ifdef cpu64bitaddr}
  139. {# Defines the default address size for a processor,
  140. -- fake for JVM, only influences default width of
  141. arithmetic calculations }
  142. OS_ADDR = OS_64;
  143. {# the natural int size for a processor,
  144. has to match osuinttype/ossinttype as initialized in psystem }
  145. OS_INT = OS_64;
  146. OS_SINT = OS_S64;
  147. {$else}
  148. {# Defines the default address size for a processor,
  149. -- fake for JVM, only influences default width of
  150. arithmetic calculations }
  151. OS_ADDR = OS_32;
  152. {# the natural int size for a processor,
  153. has to match osuinttype/ossinttype as initialized in psystem }
  154. OS_INT = OS_32;
  155. OS_SINT = OS_S32;
  156. {$endif}
  157. {# the maximum float size for a processor, }
  158. OS_FLOAT = OS_F64;
  159. {# the size of a vector register for a processor }
  160. OS_VECTOR = OS_M128;
  161. {*****************************************************************************
  162. Generic Register names
  163. *****************************************************************************}
  164. { dummies, not used for JVM }
  165. {# Stack pointer register }
  166. { used as base register in references to indicate that it's a local }
  167. NR_STACK_POINTER_REG = NR_R1;
  168. RS_STACK_POINTER_REG = RS_R1;
  169. {# Frame pointer register }
  170. NR_FRAME_POINTER_REG = NR_STACK_POINTER_REG;
  171. RS_FRAME_POINTER_REG = RS_STACK_POINTER_REG;
  172. { Java results are returned on the evaluation stack, not via a register }
  173. { Results are returned in this register (32-bit values) }
  174. NR_FUNCTION_RETURN_REG = NR_NO;
  175. RS_FUNCTION_RETURN_REG = RS_NO;
  176. { Low part of 64bit return value }
  177. NR_FUNCTION_RETURN64_LOW_REG = NR_NO;
  178. RS_FUNCTION_RETURN64_LOW_REG = RS_NO;
  179. { High part of 64bit return value }
  180. NR_FUNCTION_RETURN64_HIGH_REG = NR_NO;
  181. RS_FUNCTION_RETURN64_HIGH_REG = RS_NO;
  182. { The value returned from a function is available in this register }
  183. NR_FUNCTION_RESULT_REG = NR_FUNCTION_RETURN_REG;
  184. RS_FUNCTION_RESULT_REG = RS_FUNCTION_RETURN_REG;
  185. { The lowh part of 64bit value returned from a function }
  186. NR_FUNCTION_RESULT64_LOW_REG = NR_FUNCTION_RETURN64_LOW_REG;
  187. RS_FUNCTION_RESULT64_LOW_REG = RS_FUNCTION_RETURN64_LOW_REG;
  188. { The high part of 64bit value returned from a function }
  189. NR_FUNCTION_RESULT64_HIGH_REG = NR_FUNCTION_RETURN64_HIGH_REG;
  190. RS_FUNCTION_RESULT64_HIGH_REG = RS_FUNCTION_RETURN64_HIGH_REG;
  191. NR_FPU_RESULT_REG = NR_NO;
  192. NR_MM_RESULT_REG = NR_NO;
  193. {*****************************************************************************
  194. GCC /ABI linking information
  195. *****************************************************************************}
  196. { dummies, not used for JVM }
  197. {# Required parameter alignment when calling a routine
  198. }
  199. std_param_align = 1;
  200. {*****************************************************************************
  201. CPU Dependent Constants
  202. *****************************************************************************}
  203. maxfpuregs = 0;
  204. {*****************************************************************************
  205. Helpers
  206. *****************************************************************************}
  207. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  208. function reg_cgsize(const reg: tregister) : tcgsize;
  209. function std_regnum_search(const s:string):Tregister;
  210. function std_regname(r:Tregister):string;
  211. function findreg_by_number(r:Tregister):tregisterindex;
  212. function eh_return_data_regno(nr: longint): longint;
  213. { since we don't use tasmconds, don't call this routine
  214. (it will internalerror). We need it anyway to get aoptobj
  215. to compile (but it won't execute it).
  216. }
  217. function inverse_cond(const c: TAsmCond): Tasmcond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  218. implementation
  219. uses
  220. verbose,
  221. rgbase;
  222. {*****************************************************************************
  223. Helpers
  224. *****************************************************************************}
  225. const
  226. std_regname_table : array[tregisterindex] of string[15] = (
  227. {$i rwasmstd.inc}
  228. );
  229. regnumber_index : array[tregisterindex] of tregisterindex = (
  230. {$i rwasmrni.inc}
  231. );
  232. std_regname_index : array[tregisterindex] of tregisterindex = (
  233. {$i rwasmsri.inc}
  234. );
  235. function reg_cgsize(const reg: tregister): tcgsize;
  236. begin
  237. result:=OS_NO;
  238. end;
  239. function cgsize2subreg(regtype: tregistertype; s:Tcgsize):Tsubregister;
  240. begin
  241. cgsize2subreg:=R_SUBNONE;
  242. end;
  243. function std_regnum_search(const s:string):Tregister;
  244. begin
  245. result:=NR_NO;
  246. end;
  247. function findreg_by_number(r:Tregister):tregisterindex;
  248. begin
  249. result:=findreg_by_number_table(r,regnumber_index);
  250. end;
  251. function std_regname(r:Tregister):string;
  252. var
  253. p : tregisterindex;
  254. begin
  255. p:=findreg_by_number_table(r,regnumber_index);
  256. if p<>0 then
  257. result:=std_regname_table[p]
  258. else
  259. result:=generic_regname(r);
  260. end;
  261. function eh_return_data_regno(nr: longint): longint;
  262. begin
  263. result:=-1;
  264. end;
  265. function inverse_cond(const c: TAsmCond): Tasmcond; {$ifdef USEINLINE}inline;{$endif USEINLINE}
  266. begin
  267. result:=C_None;
  268. internalerror(2015082701);
  269. end;
  270. end.