ncpuinln.pas 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. {
  2. $Id$
  3. Copyright (c) 1998-2002 by Florian Klaempfl
  4. Generate SPARC inline nodes
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit ncpuinln;
  19. {$i fpcdefs.inc}
  20. interface
  21. uses
  22. node,ninl,ncginl;
  23. type
  24. tSparcInlineNode = class(tcgInlineNode)
  25. function first_abs_real: tnode; override;
  26. function first_sqr_real: tnode; override;
  27. function first_sqrt_real: tnode; override;
  28. procedure second_abs_real; override;
  29. procedure second_sqr_real; override;
  30. procedure second_sqrt_real; override;
  31. private
  32. procedure load_fpu_location;
  33. end;
  34. implementation
  35. uses
  36. globtype,systems,
  37. cutils,verbose,globals,fmodule,
  38. symconst,symdef,
  39. aasmbase,aasmtai,aasmcpu,
  40. cgbase,pass_1,pass_2,
  41. cpubase,paramgr,
  42. nbas,ncon,ncal,ncnv,nld,
  43. tgobj,ncgutil,cgobj,cg64f32,rgobj,rgcpu;
  44. {*****************************************************************************
  45. TSparcInlineNode
  46. *****************************************************************************}
  47. procedure tSparcInlineNode.load_fpu_location;
  48. begin
  49. secondpass(left);
  50. location_force_fpureg(exprasmlist,left.location,true);
  51. location_copy(location,left.location);
  52. if left.location.loc=LOC_CFPUREGISTER then
  53. begin
  54. location.register:=cg.getfpuregister(exprasmlist,location.size);
  55. location.loc := LOC_FPUREGISTER;
  56. end;
  57. end;
  58. function tSparcInlineNode.first_abs_real : tnode;
  59. begin
  60. expectloc:=LOC_FPUREGISTER;
  61. registers32:=left.registers32;
  62. registersfpu:=max(left.registersfpu,1);
  63. first_abs_real := nil;
  64. end;
  65. function tSparcInlineNode.first_sqr_real : tnode;
  66. begin
  67. expectloc:=LOC_FPUREGISTER;
  68. registers32:=left.registers32;
  69. registersfpu:=max(left.registersfpu,1);
  70. first_sqr_real:=nil;
  71. end;
  72. function tSparcInlineNode.first_sqrt_real : tnode;
  73. begin
  74. expectloc:=LOC_FPUREGISTER;
  75. registers32:=left.registers32;
  76. registersfpu:=max(left.registersfpu,1);
  77. first_sqrt_real := nil;
  78. end;
  79. procedure tSparcInlineNode.second_abs_real;
  80. begin
  81. load_fpu_location;
  82. exprasmlist.concat(taicpu.op_reg_reg(A_FABSs,left.location.register,location.register));
  83. end;
  84. procedure tSparcInlineNode.second_sqr_real;
  85. begin
  86. load_fpu_location;
  87. exprasmlist.concat(taicpu.op_reg_reg_reg(A_FMULs,left.location.register,left.location.register,location.register));
  88. end;
  89. procedure tSparcInlineNode.second_sqrt_real;
  90. begin
  91. load_fpu_location;
  92. exprasmlist.concat(taicpu.op_reg_reg(A_FSQRTs,left.location.register,location.register));
  93. end;
  94. begin
  95. cInlineNode:=tSparcInlineNode;
  96. end.
  97. {
  98. $Log$
  99. Revision 1.7 2003-10-24 11:32:34 mazen
  100. *fixes related to removal of rg
  101. Revision 1.6 2003/10/01 20:34:50 peter
  102. * procinfo unit contains tprocinfo
  103. * cginfo renamed to cgbase
  104. * moved cgmessage to verbose
  105. * fixed ppc and sparc compiles
  106. Revision 1.5 2003/06/13 17:05:24 jonas
  107. * fixed small LOC_(C)FPUREGISTER bug
  108. Revision 1.4 2003/06/01 21:38:07 peter
  109. * getregisterfpu size parameter added
  110. * op_const_reg size parameter added
  111. * sparc updates
  112. Revision 1.3 2003/01/05 21:32:35 mazen
  113. * fixing several bugs compiling the RTL
  114. Revision 1.2 2002/12/30 21:17:22 mazen
  115. - unit cga no more used in sparc compiler.
  116. Revision 1.1 2002/11/30 20:03:49 mazen
  117. + ncpuinln node
  118. Revision 1.3 2002/09/18 09:19:37 jonas
  119. * fixed LOC_REFERENCE/LOC_CREFERENCE problems
  120. Revision 1.2 2002/08/19 17:35:42 jonas
  121. * fixes
  122. Revision 1.1 2002/08/10 17:15:00 jonas
  123. + abs, sqr, sqrt implementations
  124. }