| .. |
|
aoptcpu.pas
|
c7290bfb78
* enclose {$define DEBUG_AOPTCPU} in {$ifdef EXTDEBUG}
|
5 months ago |
|
aoptcpub.pas
|
9b0ff05ee8
- get rid of MaxOps, it is redundant with max_operands
|
6 years ago |
|
aoptcpuc.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
aoptcpud.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
cgcpu.pas
|
831a46eb2f
+ more sext.b usage
|
5 months ago |
|
cpuinfo.pas
|
8e45bb133d
+ RV64GCB CPU type
|
5 months ago |
|
cpunode.pas
|
971d97c179
+ RiscV: make use of the fmv.w.x/fmv.d.x instruction to load 0.0
|
7 months ago |
|
cpupara.pas
|
b7608b045b
* RiscV: push_addr_param unified
|
7 months ago |
|
cpupi.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
cputarg.pas
|
d1fb44044f
* unified RiscV32 and RiscV64 GAS readers
|
4 years ago |
|
hlcgcpu.pas
|
d4c9e1f260
Replace outdated cgop2string function by tcgsize2str function from cgbase unit to fix EXTDEBUG cycle on powerpc64le-linux
|
5 years ago |
|
nrv64add.pas
|
95c2a5a2d7
+ RiscV: support ZMMUL extension
|
6 months ago |
|
nrv64cal.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrv64cnv.pas
|
f3b7e3281a
* fix int to real for non-register locations
|
7 years ago |
|
nrv64ld.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrv64mat.pas
|
c3110dfaa9
+ RiscV: make use of the fneg.* instruction
|
7 months ago |
|
rrv64con.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64dwa.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64nor.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64num.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64rni.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64sri.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64sta.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64std.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
rrv64sup.inc
|
8d0bdf2f16
+ RiscV: vector registers
|
7 months ago |
|
symcpu.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
tripletcpu.pas
|
52147baa04
* correct tripletcpustr, resolves #40301
|
2 years ago |
florian
c7290bfb78
* enclose {$define DEBUG_AOPTCPU} in {$ifdef EXTDEBUG}