| .. |
|
aasmcpu.pas
|
ffba5aee60
* MIPS: emit PIC-friendly instruction sequences instead of "J" when fixing up branches outside of 128K range. Resolves #25399.
|
11 years ago |
|
aoptcpu.pas
|
c2a29a0dbb
+ MIPS: implemented peephole optimization which changes appropriate patterns into conditional moves, which are available on MIPS4 and higher.
|
11 years ago |
|
aoptcpub.pas
|
93e0dd9c2f
* Patch from Fuxin Zhang: other mips and mipsel CPUs changes
|
13 years ago |
|
aoptcpud.pas
|
0c8546f94c
* more MIPS code of David Zhang integrated
|
15 years ago |
|
cgcpu.pas
|
e4fea2ebc8
* Dummy implementations of a_bit_scan_reg_reg and g_stackpointer_alloc in tcg, removes the need to override these methods in every descendant code generator solely to avoid "constructing a class with abstract method" warning.
|
11 years ago |
|
cpubase.pas
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
cpuelf.pas
|
e7f6b06969
+ MIPS internal linker: support TLS IE/LE and GPREL32 relocations, is now able to link tw14265.
|
12 years ago |
|
cpugas.pas
|
244f65525b
* MIPS: dropped gas_std_regname, its functionality merged into std_regname. This fixes register names in non-instructions (reg. allocation information, variable locations, etc.) and makes assembler listings more readable.
|
11 years ago |
|
cpuinfo.pas
|
c76dedfd31
* MIPS: re-enable peephole optimizations which got disabled by r27106 and were not restored in r27147. Unfortunately such things are hard to detect reliably in automated way.
|
11 years ago |
|
cpunode.pas
|
b57c95043f
+ support overriding tdef/tsym methods with target-specific functionality:
|
11 years ago |
|
cpupara.pas
|
c3350d13f9
* MIPS: floating point parameters on stack should be loaded to/from FPU registers directly, without using temp.
|
12 years ago |
|
cpupi.pas
|
96dd464bf2
* Moved fixup_jmps to target-specific classes for powerpc,powerpc64 and MIPS, cleaned out remaining $ifdef's. A slight functionality change is that fixup_jmps is now called before adding the procedure end symbol, not after, but that should not matter.
|
11 years ago |
|
cputarg.pas
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
hlcgcpu.pas
|
b2b26f84cf
* partially merged the mips-embedded branch of Michael Ring:
|
11 years ago |
|
itcpugas.pas
|
3d2a27c66c
* fix fpu register type
|
13 years ago |
|
mipsreg.dat
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
ncpuadd.pas
|
4065483a50
* completed thlcgobj.location_force_fpureg(), use it everywhere and removed
|
11 years ago |
|
ncpucall.pas
|
87684e1cf1
* MIPS: clean up
|
11 years ago |
|
ncpucnv.pas
|
dd472dbfb0
* MIPS: when converting int to real, use a floating point constant directly, instead of emulating it with integers. tai_real_64bit already handles all endian issues.
|
11 years ago |
|
ncpuinln.pas
|
4065483a50
* completed thlcgobj.location_force_fpureg(), use it everywhere and removed
|
11 years ago |
|
ncpuld.pas
|
4b820a1ca5
- Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels.
|
12 years ago |
|
ncpumat.pas
|
cd27d64cd5
+ Support (as target-independent as possible) optimization of division by constants:
|
11 years ago |
|
ncpuset.pas
|
e163a2c813
* MIPS and SPARC: determine whether case expression is in range using a single unsigned comparison (like it is done on other targets).
|
11 years ago |
|
opcode.inc
|
4e7c908b0d
+ MIPS: added movn and movz instructions.
|
11 years ago |
|
racpugas.pas
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
rgcpu.pas
|
25037f5318
- MIPS: completely removed trgcpu.add_constraints method.
|
11 years ago |
|
rmipscon.inc
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
rmipsdwf.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgas.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgri.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsgss.inc
|
f58fcdf401
+ basic mips stuff
|
20 years ago |
|
rmipsnor.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsnum.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsrni.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssri.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssta.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipsstd.inc
|
c260879439
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
|
11 years ago |
|
rmipssup.inc
|
e367ccc0ee
* MIPS: changed superregister number for $fcc0..$fcc7 to start from 32, so that range 0..31 can be used without translating into symbolic names.
|
11 years ago |
|
strinst.inc
|
4e7c908b0d
+ MIPS: added movn and movz instructions.
|
11 years ago |
|
symcpu.pas
|
02495c17bd
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
11 years ago |
sergei
e4fea2ebc8
* Dummy implementations of a_bit_scan_reg_reg and g_stackpointer_alloc in tcg, removes the need to override these methods in every descendant code generator solely to avoid "constructing a class with abstract method" warning.