nppccnv.pas 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393
  1. {
  2. $Id$
  3. Copyright (c) 1998-2000 by Florian Klaempfl
  4. Generate PowerPC assembler for type converting nodes
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit n386cnv;
  19. {$i defines.inc}
  20. interface
  21. uses
  22. node,ncnv,ncgcnv,types;
  23. type
  24. tppctypeconvnode = class(tcgtypeconvnode)
  25. protected
  26. function first_int_to_int: tnode; override;
  27. procedure second_int_to_int;override;
  28. { procedure second_string_to_string;override; }
  29. { procedure second_cstring_to_pchar;override; }
  30. { procedure second_string_to_chararray;override; }
  31. { procedure second_array_to_pointer;override; }
  32. { procedure second_pointer_to_array;override; }
  33. { procedure second_chararray_to_string;override; }
  34. { procedure second_char_to_string;override; }
  35. procedure second_int_to_real;override;
  36. { procedure second_real_to_real;override; }
  37. { procedure second_cord_to_pointer;override; }
  38. { procedure second_proc_to_procvar;override; }
  39. { procedure second_bool_to_int;override; }
  40. procedure second_int_to_bool;override;
  41. { procedure second_load_smallset;override; }
  42. { procedure second_ansistring_to_pchar;override; }
  43. { procedure second_pchar_to_string;override; }
  44. { procedure second_class_to_intf;override; }
  45. { procedure second_char_to_char;override; }
  46. procedure pass_2;override;
  47. procedure second_call_helper(c : tconverttype);
  48. end;
  49. implementation
  50. uses
  51. verbose,globals,systems,
  52. symconst,symdef,aasm,
  53. cgbase,temp_gen,pass_2,
  54. ncon,ncal,
  55. cpubase,cpuasm,
  56. cga,tgcpu;
  57. {*****************************************************************************
  58. FirstTypeConv
  59. *****************************************************************************}
  60. function tppctypeconvnode.first_int_to_real: tnode;
  61. var
  62. fname: string[19];
  63. begin
  64. { converting a 64bit integer to a float requires a helper }
  65. if is_64bitint(left.resulttype.def) then
  66. begin
  67. if is_signed(left.resulttype.def) then
  68. fname := 'fpc_int64_to_double'
  69. else
  70. fname := 'fpc_qword_to_double';
  71. result := ccallnode.createintern(fname,ccallparanode.create(
  72. left));
  73. firstpass(result);
  74. exit;
  75. end
  76. else
  77. { other integers are supposed to be 32 bit }
  78. begin
  79. if is_signed(left.resulttype.def) then
  80. inserttypeconv(left,s32bittype)
  81. else
  82. inserttypeconv(left,u32bittype);
  83. firstpass(left);
  84. end;
  85. result := inherited first_int_to_real;
  86. end;
  87. {*****************************************************************************
  88. SecondTypeConv
  89. *****************************************************************************}
  90. procedure tppctypeconvnode.second_int_to_int;
  91. var
  92. fromsize,
  93. tosize : longint;
  94. opsize,
  95. tempsize : tcgsize;
  96. begin
  97. { insert range check if not explicit conversion }
  98. if not(nf_explizit in flags) then
  99. emitrangecheck(left,resulttype.def);
  100. fromsize := left.resulttype.def.size;
  101. tosize := resulttype.def.size
  102. { is the result size smaller ? }
  103. if tosize < fromsize then
  104. begin
  105. opsize := def_cgsize(resulttype.def);
  106. case left.location.loc of
  107. LOC_REGISTER,LOC_CREGISTER:
  108. begin
  109. if location = LOC_REGISTER then
  110. location.register:= left.location.register
  111. else
  112. location.register := getregister32;
  113. case opsize of
  114. OS_8:
  115. exprasmlist.concat(taicpu.op_reg_reg_const_const_const(
  116. A_RLWINM,location.register,left.location.register,
  117. 0,24,31));
  118. OS_S8:
  119. exprasmlist.concat(taicpu.op_reg_reg(A_EXTSB,
  120. location.register,left.location.register));
  121. OS_16:
  122. exprasmlist.concat(taicpu.op_reg_reg_const_const_const(
  123. A_RLWINM,location.register,left.location.register,
  124. 0,16,31));
  125. OS_S16:
  126. exprasmlist.concat(taicpu.op_reg_reg(A_EXTSH,
  127. location.register,left.location.register));
  128. else
  129. begin
  130. if location.register <> left.location.register then
  131. exprasmlist.concat(taicpu.op_reg_reg(A_MR,
  132. location.register,left.location.register));
  133. { we can release the upper register }
  134. if opsize in [OS_64,OS_S64] then
  135. ungetregister(left.location.registerhigh);
  136. end;
  137. end;
  138. end;
  139. LOC_REFERENCE,LOC_MEM:
  140. begin
  141. set_location(location,left.location);
  142. increfofs(location.reference,fromsize-tosize);
  143. end;
  144. end;
  145. end
  146. { is the result size bigger ? }
  147. else if resulttype.def.size>left.resulttype.def.size then
  148. begin
  149. opsize := def_cgsize(fromsize);
  150. location.loc := LOC_REGISTER;
  151. case left.location.loc of
  152. LOC_REFERENCE,LOC_MEM:
  153. begin
  154. del_reference(left.location.reference);
  155. location.register := getregister32;
  156. if not (opsize in [OS_64,OS_S64]) then
  157. tempsize := pred(opsize)
  158. else
  159. tempsize := opsize;
  160. { this one takes care of the necessary sign extensions }
  161. cg.a_load_ref_reg(exprasmlist,tempsize,
  162. left.location.reference,location.register);
  163. ungetiftemp(left.location.reference);
  164. end;
  165. LOC_CREGISTER:
  166. { since we only have 32bit registers and everything is }
  167. { always loaded with sign-extending or zeroeing }
  168. { instructions as appropriate, the source will contain }
  169. { the correct value already, so simply copy it }
  170. begin
  171. location.register := getregister32;
  172. exprasmlist.concat(taicpu.op_reg_reg(A_MR,location.register,
  173. left.location.register));
  174. end;
  175. { see LOC_CREGISTER }
  176. LOC_REGISTER:;
  177. end;
  178. { sign extend even further if necessary }
  179. if opsize in [OS_64,OS_S64] then
  180. begin
  181. location.registerhigh := getregister32;
  182. if (opsize = OS_64) or
  183. not (is_signed(left.resulttype.def)) then
  184. cg.a_load_const_reg(exprasmlist,OS_32,0,
  185. location.registerhigh)
  186. else
  187. { duplicate the sign bit 32 times in the high reg }
  188. exprasmlist.concat(taicpu.op_reg_reg_const(A_SRAWI,
  189. location.registerhigh,location.register,31));
  190. end;
  191. end
  192. else
  193. setlocation(location,left.location);
  194. end;
  195. procedure tppctypeconvnode.second_int_to_real;
  196. type
  197. dummyrec = record
  198. i: int64;
  199. end;
  200. var
  201. tempconst: trealconstnode;
  202. ref: treference;
  203. valuereg, tempreg, leftreg, tmpfpureg: tregister;
  204. signed: boolean;
  205. begin
  206. { the code here comes from the PowerPC Compiler Writer's Guide }
  207. { * longint to double }
  208. { addis R0,R0,0x4330 # R0 = 0x43300000 }
  209. { stw R0,disp(R1) # store upper half }
  210. { xoris R3,R3,0x8000 # flip sign bit }
  211. { stw R3,disp+4(R1) # store lower half }
  212. { lfd FR1,disp(R1) # float load double of value }
  213. { fsub FR1,FR1,FR2 # subtract 0x4330000080000000 }
  214. { * cardinal to double
  215. { addis R0,R0,0x4330 # R0 = 0x43300000 }
  216. { stw R0,disp(R1) # store upper half }
  217. { stw R3,disp+4(R1) # store lower half }
  218. { lfd FR1,disp(R1) # float load double of value }
  219. { fsub FR1,FR1,FR2 # subtract 0x4330000000000000 }
  220. gettempofsizereference(8,ref);
  221. signed := is_signed(left.resulttype.def);
  222. { we need a certain constant for the conversion, so create it here }
  223. if signed then
  224. tempconst :=
  225. { we need this strange typecast because we want the }
  226. { double represented by $4330000080000000, not the }
  227. { double converted from the integer with that value }
  228. crealconstnode.create(double(dummyrec($4330000080000000)),
  229. pbestrealtype^)
  230. else
  231. tempconst :=
  232. crealconstnode.create(double(dummyrec($4330000000000000)),
  233. pbestrealtype^)
  234. resulttypepass(tempconst);
  235. firstpass(tempconst);
  236. secondpass(tempconst);
  237. if (tempconst.location.loc <> LOC_MEM) or
  238. { has to be handled by a helper }
  239. is_64bitint(left.resulttype.def) then
  240. internalerror(200110011);
  241. case left.location.loc of
  242. LOC_REGISTER:
  243. begin
  244. leftreg := left.location.register;
  245. valuereg := leftreg;
  246. end;
  247. LOC_CREGISTER:
  248. begin
  249. leftreg := left.location.register;
  250. if signed then
  251. valuereg := cg.get_scratch_reg(exprasmlist)
  252. else
  253. valuereg := leftreg;
  254. end;
  255. LOC_REFERENCE,LOC_MEM:
  256. begin
  257. leftreg := cg.get_scratch_reg(exprasmlist);
  258. valuereg := leftreg;
  259. cg.a_load_ref_reg(exprasmlist,def_cgsize(left.resulttype.def),
  260. left.location.reference,leftreg);
  261. end
  262. else
  263. internalerror(200110012);
  264. end;
  265. tempreg := cg.get_scratch_reg(exprasmlist);
  266. exprasmlist.concat(taicpu.op_reg_const(A_LIS,tempreg,$4330));
  267. cg.a_load_reg_ref(exprasmlist,OS_32,tempreg,ref);
  268. if signed then
  269. exprasmlist.concat(taicpu.op_reg_reg_const(A_XORIS,valuereg,
  270. leftreg,$8000));
  271. inc(ref.offset,4);
  272. cg.a_load_reg_ref(exprasmlist,OS_32,valuereg,ref);
  273. if (left.location.loc = LOC_REGISTER) or
  274. ((left.location.loc = LOC_CREGISTER) and
  275. not signed) then
  276. ungetregister(leftreg)
  277. else
  278. cg.free_scratch_reg(exprasmlist,valuereg);
  279. tmpfpureg := get_scratch_reg_fpu(exprasmlist);
  280. exprasmlist.concat(taicpu.op_reg_ref(A_LFD,tmpfpureg,tempconst.location.reference));
  281. tempconst.free;
  282. location.register := getregisterfpu;
  283. exprasmlist.concat(taicpu.op_reg_ref(A_LFD,location.register,ref));
  284. { restore original offset before ungeting the tempref }
  285. dec(ref.offset,4);
  286. ungetiftemp(ref);
  287. exprasmlist.concat(taicpu.op_reg_reg_reg(A_FSUB,location.register,
  288. location.register,tmpfpureg));
  289. ungetregister(tmpfpureg);
  290. end;
  291. procedure tppctypeconvnode.second_int_to_bool;
  292. var
  293. hreg1,
  294. hreg2 : tregister;
  295. resflags : tresflags;
  296. opsize : tcgsize;
  297. begin
  298. clear_location(location);
  299. { byte(boolean) or word(wordbool) or longint(longbool) must
  300. be accepted for var parameters }
  301. if (nf_explizit in flags) and
  302. (left.resulttype.def.size=resulttype.def.size) and
  303. (left.location.loc in [LOC_REFERENCE,LOC_MEM,LOC_CREGISTER]) then
  304. begin
  305. set_location(location,left.location);
  306. exit;
  307. end;
  308. location.loc:=LOC_REGISTER;
  309. opsize := def_cgsize(left.resulttype.def);
  310. case left.location.loc of
  311. LOC_MEM,LOC_REFERENCE,LOC_REGISTER,LOC_CREGISTER :
  312. begin
  313. if left.location.loc in [LOC_MEM,LOC_REFERENCE] then
  314. begin
  315. del_reference(left.location);
  316. hreg2:=getregister32;
  317. cg.a_load_ref_reg(exprasmlist,opsize,
  318. left.location.reference,hreg2);
  319. end
  320. else
  321. hreg2 := left.location.register;
  322. hreg1 := getregister32;
  323. exprasmlist.concat(taicpu.op_reg_reg_const(A_SUBIC,hreg1,
  324. hreg2,1);
  325. exprasmlist.concat(taicpu.op_reg_reg_reg(A_SUBFE,hreg1,hreg1,
  326. hreg2);
  327. ungetregister(hreg2);
  328. end;
  329. LOC_FLAGS :
  330. begin
  331. hreg1:=getregister32;
  332. resflags:=left.location.resflags;
  333. emit_flag2reg(resflags,hreg1);
  334. end;
  335. else
  336. internalerror(10062);
  337. end;
  338. location.register := hreg1;
  339. end;
  340. begin
  341. ctypeconvnode:=tppctypeconvnode;
  342. end.
  343. {
  344. $Log$
  345. Revision 1.3 2001-10-28 14:17:10 jonas
  346. + second_int_to_real for cardinal, int64 and qword
  347. Revision 1.2 2001/10/01 12:17:26 jonas
  348. + implemented second_int_to_real
  349. * fixed small bug in second_int_to_int
  350. Revision 1.1 2001/09/29 21:33:12 jonas
  351. + implemented in_to_bool and int_to_int (+ helper in nppcutil)
  352. }