ncgutil.pas 88 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. Helper routines for all code generators
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. unit ncgutil;
  18. {$i fpcdefs.inc}
  19. interface
  20. uses
  21. node,cpuinfo,
  22. globtype,
  23. cpubase,cgbase,parabase,cgutils,
  24. aasmbase,aasmtai,aasmdata,aasmcpu,
  25. symconst,symbase,symdef,symsym,symtype,symtable
  26. {$ifndef cpu64bitalu}
  27. ,cg64f32
  28. {$endif not cpu64bitalu}
  29. ;
  30. type
  31. tloadregvars = (lr_dont_load_regvars, lr_load_regvars);
  32. pusedregvars = ^tusedregvars;
  33. tusedregvars = record
  34. intregvars, fpuregvars, mmregvars: Tsuperregisterworklist;
  35. end;
  36. {
  37. Not used currently, implemented because I thought we had to
  38. synchronise around if/then/else as well, but not needed. May
  39. still be useful for SSA once we get around to implementing
  40. that (JM)
  41. pusedregvarscommon = ^tusedregvarscommon;
  42. tusedregvarscommon = record
  43. allregvars, commonregvars, myregvars: tusedregvars;
  44. end;
  45. }
  46. procedure firstcomplex(p : tbinarynode);
  47. procedure maketojumpbool(list:TAsmList; p : tnode; loadregvars: tloadregvars);
  48. // procedure remove_non_regvars_from_loc(const t: tlocation; var regs:Tsuperregisterset);
  49. procedure location_force_mmreg(list:TAsmList;var l: tlocation;maybeconst:boolean);
  50. procedure location_allocate_register(list:TAsmList;out l: tlocation;def: tdef;constant: boolean);
  51. { loads a cgpara into a tlocation; assumes that loc.loc is already
  52. initialised }
  53. procedure gen_load_cgpara_loc(list: TAsmList; vardef: tdef; const para: TCGPara; var destloc: tlocation; reusepara: boolean);
  54. { allocate registers for a tlocation; assumes that loc.loc is already
  55. set to LOC_CREGISTER/LOC_CFPUREGISTER/... }
  56. procedure gen_alloc_regloc(list:TAsmList;var loc: tlocation);
  57. procedure register_maybe_adjust_setbase(list: TAsmList; var l: tlocation; setbase: aint);
  58. function has_alias_name(pd:tprocdef;const s:string):boolean;
  59. procedure alloc_proc_symbol(pd: tprocdef);
  60. procedure gen_proc_entry_code(list:TAsmList);
  61. procedure gen_proc_exit_code(list:TAsmList);
  62. procedure gen_stack_check_size_para(list:TAsmList);
  63. procedure gen_stack_check_call(list:TAsmList);
  64. procedure gen_save_used_regs(list:TAsmList);
  65. procedure gen_restore_used_regs(list:TAsmList);
  66. procedure gen_load_para_value(list:TAsmList);
  67. procedure gen_external_stub(list:TAsmList;pd:tprocdef;const externalname:string);
  68. procedure gen_load_vmt_register(list:TAsmList;objdef:tobjectdef;selfloc:tlocation;var vmtreg:tregister);
  69. procedure get_used_regvars(n: tnode; var rv: tusedregvars);
  70. { adds the regvars used in n and its children to rv.allregvars,
  71. those which were already in rv.allregvars to rv.commonregvars and
  72. uses rv.myregvars as scratch (so that two uses of the same regvar
  73. in a single tree to make it appear in commonregvars). Useful to
  74. find out which regvars are used in two different node trees
  75. e.g. in the "else" and "then" path, or in various case blocks }
  76. // procedure get_used_regvars_common(n: tnode; var rv: tusedregvarscommon);
  77. procedure gen_sync_regvars(list:TAsmList; var rv: tusedregvars);
  78. { Allocate the buffers for exception management and setjmp environment.
  79. Return a pointer to these buffers, send them to the utility routine
  80. so they are registered, and then call setjmp.
  81. Then compare the result of setjmp with 0, and if not equal
  82. to zero, then jump to exceptlabel.
  83. Also store the result of setjmp to a temporary space by calling g_save_exception_reason
  84. It is to note that this routine may be called *after* the stackframe of a
  85. routine has been called, therefore on machines where the stack cannot
  86. be modified, all temps should be allocated on the heap instead of the
  87. stack. }
  88. type
  89. texceptiontemps=record
  90. jmpbuf,
  91. envbuf,
  92. reasonbuf : treference;
  93. end;
  94. procedure get_exception_temps(list:TAsmList;var t:texceptiontemps);
  95. procedure unget_exception_temps(list:TAsmList;const t:texceptiontemps);
  96. procedure new_exception(list:TAsmList;const t:texceptiontemps;exceptlabel:tasmlabel);
  97. procedure free_exception(list:TAsmList;const t:texceptiontemps;a:aint;endexceptlabel:tasmlabel;onlyfree:boolean);
  98. procedure gen_alloc_symtable(list:TAsmList;pd:tprocdef;st:TSymtable);
  99. procedure gen_free_symtable(list:TAsmList;st:TSymtable);
  100. procedure location_free(list: TAsmList; const location : TLocation);
  101. function getprocalign : shortint;
  102. procedure gen_fpc_dummy(list : TAsmList);
  103. procedure gen_load_frame_for_exceptfilter(list : TAsmList);
  104. implementation
  105. uses
  106. version,
  107. cutils,cclasses,
  108. globals,systems,verbose,export,
  109. ppu,defutil,
  110. procinfo,paramgr,fmodule,
  111. regvars,dbgbase,
  112. pass_1,pass_2,
  113. nbas,ncon,nld,nmem,nutils,ngenutil,
  114. tgobj,cgobj,cgcpu,hlcgobj,hlcgcpu
  115. {$ifdef powerpc}
  116. , cpupi
  117. {$endif}
  118. {$ifdef powerpc64}
  119. , cpupi
  120. {$endif}
  121. {$ifdef SUPPORT_MMX}
  122. , cgx86
  123. {$endif SUPPORT_MMX}
  124. ;
  125. {*****************************************************************************
  126. Misc Helpers
  127. *****************************************************************************}
  128. {$if first_mm_imreg = 0}
  129. {$WARN 4044 OFF} { Comparison might be always false ... }
  130. {$endif}
  131. procedure location_free(list: TAsmList; const location : TLocation);
  132. begin
  133. case location.loc of
  134. LOC_VOID:
  135. ;
  136. LOC_REGISTER,
  137. LOC_CREGISTER:
  138. begin
  139. {$ifdef cpu64bitalu}
  140. { x86-64 system v abi:
  141. structs with up to 16 bytes are returned in registers }
  142. if location.size in [OS_128,OS_S128] then
  143. begin
  144. if getsupreg(location.register)<first_int_imreg then
  145. cg.ungetcpuregister(list,location.register);
  146. if getsupreg(location.registerhi)<first_int_imreg then
  147. cg.ungetcpuregister(list,location.registerhi);
  148. end
  149. {$else cpu64bitalu}
  150. if location.size in [OS_64,OS_S64] then
  151. begin
  152. if getsupreg(location.register64.reglo)<first_int_imreg then
  153. cg.ungetcpuregister(list,location.register64.reglo);
  154. if getsupreg(location.register64.reghi)<first_int_imreg then
  155. cg.ungetcpuregister(list,location.register64.reghi);
  156. end
  157. {$endif cpu64bitalu}
  158. else
  159. if getsupreg(location.register)<first_int_imreg then
  160. cg.ungetcpuregister(list,location.register);
  161. end;
  162. LOC_FPUREGISTER,
  163. LOC_CFPUREGISTER:
  164. begin
  165. if getsupreg(location.register)<first_fpu_imreg then
  166. cg.ungetcpuregister(list,location.register);
  167. end;
  168. LOC_MMREGISTER,
  169. LOC_CMMREGISTER :
  170. begin
  171. if getsupreg(location.register)<first_mm_imreg then
  172. cg.ungetcpuregister(list,location.register);
  173. end;
  174. LOC_REFERENCE,
  175. LOC_CREFERENCE :
  176. begin
  177. if paramanager.use_fixed_stack then
  178. location_freetemp(list,location);
  179. end;
  180. else
  181. internalerror(2004110211);
  182. end;
  183. end;
  184. procedure firstcomplex(p : tbinarynode);
  185. var
  186. fcl, fcr: longint;
  187. ncl, ncr: longint;
  188. begin
  189. { always calculate boolean AND and OR from left to right }
  190. if (p.nodetype in [orn,andn]) and
  191. is_boolean(p.left.resultdef) then
  192. begin
  193. if nf_swapped in p.flags then
  194. internalerror(200709253);
  195. end
  196. else
  197. begin
  198. fcl:=node_resources_fpu(p.left);
  199. fcr:=node_resources_fpu(p.right);
  200. ncl:=node_complexity(p.left);
  201. ncr:=node_complexity(p.right);
  202. { We swap left and right if
  203. a) right needs more floating point registers than left, and
  204. left needs more than 0 floating point registers (if it
  205. doesn't need any, swapping won't change the floating
  206. point register pressure)
  207. b) both left and right need an equal amount of floating
  208. point registers or right needs no floating point registers,
  209. and in addition right has a higher complexity than left
  210. (+- needs more integer registers, but not necessarily)
  211. }
  212. if ((fcr>fcl) and
  213. (fcl>0)) or
  214. (((fcr=fcl) or
  215. (fcr=0)) and
  216. (ncr>ncl)) then
  217. p.swapleftright
  218. end;
  219. end;
  220. procedure maketojumpbool(list:TAsmList; p : tnode; loadregvars: tloadregvars);
  221. {
  222. produces jumps to true respectively false labels using boolean expressions
  223. depending on whether the loading of regvars is currently being
  224. synchronized manually (such as in an if-node) or automatically (most of
  225. the other cases where this procedure is called), loadregvars can be
  226. "lr_load_regvars" or "lr_dont_load_regvars"
  227. }
  228. var
  229. opsize : tcgsize;
  230. storepos : tfileposinfo;
  231. tmpreg : tregister;
  232. begin
  233. if nf_error in p.flags then
  234. exit;
  235. storepos:=current_filepos;
  236. current_filepos:=p.fileinfo;
  237. if is_boolean(p.resultdef) then
  238. begin
  239. {$ifdef OLDREGVARS}
  240. if loadregvars = lr_load_regvars then
  241. load_all_regvars(list);
  242. {$endif OLDREGVARS}
  243. if is_constboolnode(p) then
  244. begin
  245. if Tordconstnode(p).value.uvalue<>0 then
  246. cg.a_jmp_always(list,current_procinfo.CurrTrueLabel)
  247. else
  248. cg.a_jmp_always(list,current_procinfo.CurrFalseLabel)
  249. end
  250. else
  251. begin
  252. opsize:=def_cgsize(p.resultdef);
  253. case p.location.loc of
  254. LOC_SUBSETREG,LOC_CSUBSETREG,
  255. LOC_SUBSETREF,LOC_CSUBSETREF:
  256. begin
  257. tmpreg := cg.getintregister(list,OS_INT);
  258. hlcg.a_load_loc_reg(list,p.resultdef,osuinttype,p.location,tmpreg);
  259. cg.a_cmp_const_reg_label(list,OS_INT,OC_NE,0,tmpreg,current_procinfo.CurrTrueLabel);
  260. cg.a_jmp_always(list,current_procinfo.CurrFalseLabel);
  261. end;
  262. LOC_CREGISTER,LOC_REGISTER,LOC_CREFERENCE,LOC_REFERENCE :
  263. begin
  264. {$ifdef cpu64bitalu}
  265. if opsize in [OS_128,OS_S128] then
  266. begin
  267. hlcg.location_force_reg(list,p.location,p.resultdef,cgsize_orddef(opsize),true);
  268. tmpreg:=cg.getintregister(list,OS_64);
  269. cg.a_op_reg_reg_reg(list,OP_OR,OS_64,p.location.register128.reglo,p.location.register128.reghi,tmpreg);
  270. location_reset(p.location,LOC_REGISTER,OS_64);
  271. p.location.register:=tmpreg;
  272. opsize:=OS_64;
  273. end;
  274. {$else cpu64bitalu}
  275. if opsize in [OS_64,OS_S64] then
  276. begin
  277. hlcg.location_force_reg(list,p.location,p.resultdef,cgsize_orddef(opsize),true);
  278. tmpreg:=cg.getintregister(list,OS_32);
  279. cg.a_op_reg_reg_reg(list,OP_OR,OS_32,p.location.register64.reglo,p.location.register64.reghi,tmpreg);
  280. location_reset(p.location,LOC_REGISTER,OS_32);
  281. p.location.register:=tmpreg;
  282. opsize:=OS_32;
  283. end;
  284. {$endif cpu64bitalu}
  285. cg.a_cmp_const_loc_label(list,opsize,OC_NE,0,p.location,current_procinfo.CurrTrueLabel);
  286. cg.a_jmp_always(list,current_procinfo.CurrFalseLabel);
  287. end;
  288. LOC_JUMP:
  289. ;
  290. {$ifdef cpuflags}
  291. LOC_FLAGS :
  292. begin
  293. cg.a_jmp_flags(list,p.location.resflags,current_procinfo.CurrTrueLabel);
  294. cg.a_reg_dealloc(list,NR_DEFAULTFLAGS);
  295. cg.a_jmp_always(list,current_procinfo.CurrFalseLabel);
  296. end;
  297. {$endif cpuflags}
  298. else
  299. begin
  300. printnode(output,p);
  301. internalerror(200308241);
  302. end;
  303. end;
  304. end;
  305. end
  306. else
  307. internalerror(200112305);
  308. current_filepos:=storepos;
  309. end;
  310. (*
  311. This code needs fixing. It is not safe to use rgint; on the m68000 it
  312. would be rgaddr.
  313. procedure remove_non_regvars_from_loc(const t: tlocation; var regs:Tsuperregisterset);
  314. begin
  315. case t.loc of
  316. LOC_REGISTER:
  317. begin
  318. { can't be a regvar, since it would be LOC_CREGISTER then }
  319. exclude(regs,getsupreg(t.register));
  320. if t.register64.reghi<>NR_NO then
  321. exclude(regs,getsupreg(t.register64.reghi));
  322. end;
  323. LOC_CREFERENCE,LOC_REFERENCE:
  324. begin
  325. if not(cs_opt_regvar in current_settings.optimizerswitches) or
  326. (getsupreg(t.reference.base) in cg.rgint.usableregs) then
  327. exclude(regs,getsupreg(t.reference.base));
  328. if not(cs_opt_regvar in current_settings.optimizerswitches) or
  329. (getsupreg(t.reference.index) in cg.rgint.usableregs) then
  330. exclude(regs,getsupreg(t.reference.index));
  331. end;
  332. end;
  333. end;
  334. *)
  335. {*****************************************************************************
  336. EXCEPTION MANAGEMENT
  337. *****************************************************************************}
  338. procedure get_exception_temps(list:TAsmList;var t:texceptiontemps);
  339. var
  340. except_buf_size: longint;
  341. begin
  342. { todo: is there a way to retrieve the except_buf_size from the size of
  343. the TExceptAddr record from the system unit (like we do for jmp_buf_size),
  344. without moving TExceptAddr to the interface part? }
  345. except_buf_size:=voidpointertype.size*2+sizeof(pint);
  346. get_jumpbuf_size;
  347. tg.GetTemp(list,except_buf_size,sizeof(pint),tt_persistent,t.envbuf);
  348. tg.GetTemp(list,jmp_buf_size,jmp_buf_align,tt_persistent,t.jmpbuf);
  349. tg.GetTemp(list,sizeof(pint),sizeof(pint),tt_persistent,t.reasonbuf);
  350. end;
  351. procedure unget_exception_temps(list:TAsmList;const t:texceptiontemps);
  352. begin
  353. tg.Ungettemp(list,t.jmpbuf);
  354. tg.ungettemp(list,t.envbuf);
  355. tg.ungettemp(list,t.reasonbuf);
  356. end;
  357. procedure new_exception(list:TAsmList;const t:texceptiontemps;exceptlabel:tasmlabel);
  358. const
  359. {$ifdef cpu16bitaddr}
  360. pushexceptaddr_frametype_cgsize = OS_S16;
  361. setjmp_result_cgsize = OS_S16;
  362. {$else cpu16bitaddr}
  363. pushexceptaddr_frametype_cgsize = OS_S32;
  364. setjmp_result_cgsize = OS_S32;
  365. {$endif cpu16bitaddr}
  366. var
  367. paraloc1,paraloc2,paraloc3 : tcgpara;
  368. pd: tprocdef;
  369. {$ifdef i8086}
  370. tmpreg: TRegister;
  371. {$endif i8086}
  372. begin
  373. pd:=search_system_proc('fpc_pushexceptaddr');
  374. paraloc1.init;
  375. paraloc2.init;
  376. paraloc3.init;
  377. paramanager.getintparaloc(pd,1,paraloc1);
  378. paramanager.getintparaloc(pd,2,paraloc2);
  379. paramanager.getintparaloc(pd,3,paraloc3);
  380. if pd.is_pushleftright then
  381. begin
  382. { push type of exceptionframe }
  383. cg.a_load_const_cgpara(list,pushexceptaddr_frametype_cgsize,1,paraloc1);
  384. cg.a_loadaddr_ref_cgpara(list,t.jmpbuf,paraloc2);
  385. cg.a_loadaddr_ref_cgpara(list,t.envbuf,paraloc3);
  386. end
  387. else
  388. begin
  389. cg.a_loadaddr_ref_cgpara(list,t.envbuf,paraloc3);
  390. cg.a_loadaddr_ref_cgpara(list,t.jmpbuf,paraloc2);
  391. { push type of exceptionframe }
  392. cg.a_load_const_cgpara(list,pushexceptaddr_frametype_cgsize,1,paraloc1);
  393. end;
  394. paramanager.freecgpara(list,paraloc3);
  395. paramanager.freecgpara(list,paraloc2);
  396. paramanager.freecgpara(list,paraloc1);
  397. cg.allocallcpuregisters(list);
  398. cg.a_call_name(list,'FPC_PUSHEXCEPTADDR',false);
  399. cg.deallocallcpuregisters(list);
  400. pd:=search_system_proc('fpc_setjmp');
  401. paramanager.getintparaloc(pd,1,paraloc1);
  402. {$ifdef i8086}
  403. if current_settings.x86memorymodel in x86_far_data_models then
  404. begin
  405. tmpreg:=cg.getintregister(list,OS_32);
  406. cg.a_load_reg_reg(list,OS_16,OS_16,NR_FUNCTION_RESULT32_LOW_REG,tmpreg);
  407. cg.a_load_reg_reg(list,OS_16,OS_16,NR_FUNCTION_RESULT32_HIGH_REG,GetNextReg(tmpreg));
  408. cg.a_load_reg_cgpara(list,OS_32,tmpreg,paraloc1);
  409. end
  410. else
  411. {$endif i8086}
  412. cg.a_load_reg_cgpara(list,OS_ADDR,NR_FUNCTION_RESULT_REG,paraloc1);
  413. paramanager.freecgpara(list,paraloc1);
  414. cg.allocallcpuregisters(list);
  415. cg.a_call_name(list,'FPC_SETJMP',false);
  416. cg.deallocallcpuregisters(list);
  417. cg.alloccpuregisters(list,R_INTREGISTER,[RS_FUNCTION_RESULT_REG]);
  418. cg.g_exception_reason_save(list, t.reasonbuf);
  419. cg.a_cmp_const_reg_label(list,setjmp_result_cgsize,OC_NE,0,cg.makeregsize(list,NR_FUNCTION_RESULT_REG,setjmp_result_cgsize),exceptlabel);
  420. cg.dealloccpuregisters(list,R_INTREGISTER,[RS_FUNCTION_RESULT_REG]);
  421. paraloc1.done;
  422. paraloc2.done;
  423. paraloc3.done;
  424. end;
  425. procedure free_exception(list:TAsmList;const t:texceptiontemps;a:aint;endexceptlabel:tasmlabel;onlyfree:boolean);
  426. begin
  427. cg.allocallcpuregisters(list);
  428. cg.a_call_name(list,'FPC_POPADDRSTACK',false);
  429. cg.deallocallcpuregisters(list);
  430. if not onlyfree then
  431. begin
  432. { g_exception_reason_load already allocates NR_FUNCTION_RESULT_REG }
  433. cg.g_exception_reason_load(list, t.reasonbuf);
  434. cg.a_cmp_const_reg_label(list,OS_INT,OC_EQ,a,NR_FUNCTION_RESULT_REG,endexceptlabel);
  435. cg.a_reg_dealloc(list,NR_FUNCTION_RESULT_REG);
  436. end;
  437. end;
  438. {*****************************************************************************
  439. TLocation
  440. *****************************************************************************}
  441. procedure register_maybe_adjust_setbase(list: TAsmList; var l: tlocation; setbase: aint);
  442. var
  443. tmpreg: tregister;
  444. begin
  445. if (setbase<>0) then
  446. begin
  447. if not(l.loc in [LOC_REGISTER,LOC_CREGISTER]) then
  448. internalerror(2007091502);
  449. { subtract the setbase }
  450. case l.loc of
  451. LOC_CREGISTER:
  452. begin
  453. tmpreg := cg.getintregister(list,l.size);
  454. cg.a_op_const_reg_reg(list,OP_SUB,l.size,setbase,l.register,tmpreg);
  455. l.loc:=LOC_REGISTER;
  456. l.register:=tmpreg;
  457. end;
  458. LOC_REGISTER:
  459. begin
  460. cg.a_op_const_reg(list,OP_SUB,l.size,setbase,l.register);
  461. end;
  462. end;
  463. end;
  464. end;
  465. procedure location_force_mmreg(list:TAsmList;var l: tlocation;maybeconst:boolean);
  466. var
  467. reg : tregister;
  468. begin
  469. if (l.loc<>LOC_MMREGISTER) and
  470. ((l.loc<>LOC_CMMREGISTER) or (not maybeconst)) then
  471. begin
  472. reg:=cg.getmmregister(list,OS_VECTOR);
  473. cg.a_loadmm_loc_reg(list,OS_VECTOR,l,reg,nil);
  474. location_freetemp(list,l);
  475. location_reset(l,LOC_MMREGISTER,OS_VECTOR);
  476. l.register:=reg;
  477. end;
  478. end;
  479. procedure location_allocate_register(list: TAsmList;out l: tlocation;def: tdef;constant: boolean);
  480. begin
  481. l.size:=def_cgsize(def);
  482. if (def.typ=floatdef) and
  483. not(cs_fp_emulation in current_settings.moduleswitches) then
  484. begin
  485. if use_vectorfpu(def) then
  486. begin
  487. if constant then
  488. location_reset(l,LOC_CMMREGISTER,l.size)
  489. else
  490. location_reset(l,LOC_MMREGISTER,l.size);
  491. l.register:=cg.getmmregister(list,l.size);
  492. end
  493. else
  494. begin
  495. if constant then
  496. location_reset(l,LOC_CFPUREGISTER,l.size)
  497. else
  498. location_reset(l,LOC_FPUREGISTER,l.size);
  499. l.register:=cg.getfpuregister(list,l.size);
  500. end;
  501. end
  502. else
  503. begin
  504. if constant then
  505. location_reset(l,LOC_CREGISTER,l.size)
  506. else
  507. location_reset(l,LOC_REGISTER,l.size);
  508. {$ifdef cpu64bitalu}
  509. if l.size in [OS_128,OS_S128,OS_F128] then
  510. begin
  511. l.register128.reglo:=cg.getintregister(list,OS_64);
  512. l.register128.reghi:=cg.getintregister(list,OS_64);
  513. end
  514. else
  515. {$else cpu64bitalu}
  516. if l.size in [OS_64,OS_S64,OS_F64] then
  517. begin
  518. l.register64.reglo:=cg.getintregister(list,OS_32);
  519. l.register64.reghi:=cg.getintregister(list,OS_32);
  520. end
  521. else
  522. {$endif cpu64bitalu}
  523. { Note: for widths of records (and maybe objects, classes, etc.) an
  524. address register could be set here, but that is later
  525. changed to an intregister neverthless when in the
  526. tcgassignmentnode thlcgobj.maybe_change_load_node_reg is
  527. called for the temporary node; so the workaround for now is
  528. to fix the symptoms... }
  529. l.register:=cg.getintregister(list,l.size);
  530. end;
  531. end;
  532. {****************************************************************************
  533. Init/Finalize Code
  534. ****************************************************************************}
  535. procedure copyvalueparas(p:TObject;arg:pointer);
  536. var
  537. href : treference;
  538. hreg : tregister;
  539. list : TAsmList;
  540. hsym : tparavarsym;
  541. l : longint;
  542. localcopyloc : tlocation;
  543. sizedef : tdef;
  544. begin
  545. list:=TAsmList(arg);
  546. if (tsym(p).typ=paravarsym) and
  547. (tparavarsym(p).varspez=vs_value) and
  548. (paramanager.push_addr_param(tparavarsym(p).varspez,tparavarsym(p).vardef,current_procinfo.procdef.proccalloption)) then
  549. begin
  550. { we have no idea about the alignment at the caller side }
  551. hlcg.location_get_data_ref(list,tparavarsym(p).vardef,tparavarsym(p).initialloc,href,true,1);
  552. if is_open_array(tparavarsym(p).vardef) or
  553. is_array_of_const(tparavarsym(p).vardef) then
  554. begin
  555. { cdecl functions don't have a high pointer so it is not possible to generate
  556. a local copy }
  557. if not(current_procinfo.procdef.proccalloption in cdecl_pocalls) then
  558. begin
  559. hsym:=tparavarsym(get_high_value_sym(tparavarsym(p)));
  560. if not assigned(hsym) then
  561. internalerror(200306061);
  562. sizedef:=getpointerdef(tparavarsym(p).vardef);
  563. hreg:=hlcg.getaddressregister(list,sizedef);
  564. if not is_packed_array(tparavarsym(p).vardef) then
  565. hlcg.g_copyvaluepara_openarray(list,href,hsym.initialloc,tarraydef(tparavarsym(p).vardef),hreg)
  566. else
  567. internalerror(2006080401);
  568. // cg.g_copyvaluepara_packedopenarray(list,href,hsym.intialloc,tarraydef(tparavarsym(p).vardef).elepackedbitsize,hreg);
  569. hlcg.a_load_reg_loc(list,sizedef,sizedef,hreg,tparavarsym(p).initialloc);
  570. end;
  571. end
  572. else
  573. begin
  574. { Allocate space for the local copy }
  575. l:=tparavarsym(p).getsize;
  576. localcopyloc.loc:=LOC_REFERENCE;
  577. localcopyloc.size:=int_cgsize(l);
  578. tg.GetLocal(list,l,tparavarsym(p).vardef,localcopyloc.reference);
  579. { Copy data }
  580. if is_shortstring(tparavarsym(p).vardef) then
  581. begin
  582. { this code is only executed before the code for the body and the entry/exit code is generated
  583. so we're allowed to include pi_do_call here; after pass1 is run, this isn't allowed anymore
  584. }
  585. include(current_procinfo.flags,pi_do_call);
  586. hlcg.g_copyshortstring(list,href,localcopyloc.reference,tstringdef(tparavarsym(p).vardef));
  587. end
  588. else if tparavarsym(p).vardef.typ = variantdef then
  589. begin
  590. { this code is only executed before the code for the body and the entry/exit code is generated
  591. so we're allowed to include pi_do_call here; after pass1 is run, this isn't allowed anymore
  592. }
  593. include(current_procinfo.flags,pi_do_call);
  594. hlcg.g_copyvariant(list,href,localcopyloc.reference,tvariantdef(tparavarsym(p).vardef))
  595. end
  596. else
  597. begin
  598. { pass proper alignment info }
  599. localcopyloc.reference.alignment:=tparavarsym(p).vardef.alignment;
  600. cg.g_concatcopy(list,href,localcopyloc.reference,tparavarsym(p).vardef.size);
  601. end;
  602. { update localloc of varsym }
  603. tg.Ungetlocal(list,tparavarsym(p).localloc.reference);
  604. tparavarsym(p).localloc:=localcopyloc;
  605. tparavarsym(p).initialloc:=localcopyloc;
  606. end;
  607. end;
  608. end;
  609. { generates the code for incrementing the reference count of parameters and
  610. initialize out parameters }
  611. procedure init_paras(p:TObject;arg:pointer);
  612. var
  613. href : treference;
  614. hsym : tparavarsym;
  615. eldef : tdef;
  616. list : TAsmList;
  617. needs_inittable : boolean;
  618. begin
  619. list:=TAsmList(arg);
  620. if (tsym(p).typ=paravarsym) then
  621. begin
  622. needs_inittable:=is_managed_type(tparavarsym(p).vardef);
  623. if not needs_inittable then
  624. exit;
  625. case tparavarsym(p).varspez of
  626. vs_value :
  627. begin
  628. { variants are already handled by the call to fpc_variant_copy_overwrite if
  629. they are passed by reference }
  630. if not((tparavarsym(p).vardef.typ=variantdef) and
  631. paramanager.push_addr_param(tparavarsym(p).varspez,tparavarsym(p).vardef,current_procinfo.procdef.proccalloption)) then
  632. begin
  633. hlcg.location_get_data_ref(list,tparavarsym(p).vardef,tparavarsym(p).initialloc,href,is_open_array(tparavarsym(p).vardef),sizeof(pint));
  634. if is_open_array(tparavarsym(p).vardef) then
  635. begin
  636. { open arrays do not contain correct element count in their rtti,
  637. the actual count must be passed separately. }
  638. hsym:=tparavarsym(get_high_value_sym(tparavarsym(p)));
  639. eldef:=tarraydef(tparavarsym(p).vardef).elementdef;
  640. if not assigned(hsym) then
  641. internalerror(201003031);
  642. hlcg.g_array_rtti_helper(list,eldef,href,hsym.initialloc,'fpc_addref_array');
  643. end
  644. else
  645. hlcg.g_incrrefcount(list,tparavarsym(p).vardef,href);
  646. end;
  647. end;
  648. vs_out :
  649. begin
  650. { we have no idea about the alignment at the callee side,
  651. and the user also cannot specify "unaligned" here, so
  652. assume worst case }
  653. hlcg.location_get_data_ref(list,tparavarsym(p).vardef,tparavarsym(p).initialloc,href,true,1);
  654. if is_open_array(tparavarsym(p).vardef) then
  655. begin
  656. hsym:=tparavarsym(get_high_value_sym(tparavarsym(p)));
  657. eldef:=tarraydef(tparavarsym(p).vardef).elementdef;
  658. if not assigned(hsym) then
  659. internalerror(201103033);
  660. hlcg.g_array_rtti_helper(list,eldef,href,hsym.initialloc,'fpc_initialize_array');
  661. end
  662. else
  663. hlcg.g_initialize(list,tparavarsym(p).vardef,href);
  664. end;
  665. end;
  666. end;
  667. end;
  668. procedure gen_alloc_regloc(list:TAsmList;var loc: tlocation);
  669. begin
  670. case loc.loc of
  671. LOC_CREGISTER:
  672. begin
  673. {$ifdef cpu64bitalu}
  674. if loc.size in [OS_128,OS_S128] then
  675. begin
  676. loc.register128.reglo:=cg.getintregister(list,OS_64);
  677. loc.register128.reghi:=cg.getintregister(list,OS_64);
  678. end
  679. else
  680. {$else cpu64bitalu}
  681. if loc.size in [OS_64,OS_S64] then
  682. begin
  683. loc.register64.reglo:=cg.getintregister(list,OS_32);
  684. loc.register64.reghi:=cg.getintregister(list,OS_32);
  685. end
  686. else
  687. {$endif cpu64bitalu}
  688. loc.register:=cg.getintregister(list,loc.size);
  689. end;
  690. LOC_CFPUREGISTER:
  691. begin
  692. loc.register:=cg.getfpuregister(list,loc.size);
  693. end;
  694. LOC_CMMREGISTER:
  695. begin
  696. loc.register:=cg.getmmregister(list,loc.size);
  697. end;
  698. end;
  699. end;
  700. procedure gen_alloc_regvar(list:TAsmList;sym: tabstractnormalvarsym; allocreg: boolean);
  701. begin
  702. if allocreg then
  703. gen_alloc_regloc(list,sym.initialloc);
  704. if (pi_has_label in current_procinfo.flags) then
  705. begin
  706. { Allocate register already, to prevent first allocation to be
  707. inside a loop }
  708. {$if defined(cpu64bitalu)}
  709. if sym.initialloc.size in [OS_128,OS_S128] then
  710. begin
  711. cg.a_reg_sync(list,sym.initialloc.register128.reglo);
  712. cg.a_reg_sync(list,sym.initialloc.register128.reghi);
  713. end
  714. else
  715. {$elseif defined(cpu32bitalu)}
  716. if sym.initialloc.size in [OS_64,OS_S64] then
  717. begin
  718. cg.a_reg_sync(list,sym.initialloc.register64.reglo);
  719. cg.a_reg_sync(list,sym.initialloc.register64.reghi);
  720. end
  721. else
  722. {$elseif defined(cpu16bitalu)}
  723. if sym.initialloc.size in [OS_64,OS_S64] then
  724. begin
  725. cg.a_reg_sync(list,sym.initialloc.register64.reglo);
  726. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register64.reglo));
  727. cg.a_reg_sync(list,sym.initialloc.register64.reghi);
  728. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register64.reghi));
  729. end
  730. else
  731. if sym.initialloc.size in [OS_32,OS_S32] then
  732. begin
  733. cg.a_reg_sync(list,sym.initialloc.register);
  734. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register));
  735. end
  736. else
  737. {$elseif defined(cpu8bitalu)}
  738. if sym.initialloc.size in [OS_64,OS_S64] then
  739. begin
  740. cg.a_reg_sync(list,sym.initialloc.register64.reglo);
  741. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register64.reglo));
  742. cg.a_reg_sync(list,GetNextReg(GetNextReg(sym.initialloc.register64.reglo)));
  743. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(sym.initialloc.register64.reglo))));
  744. cg.a_reg_sync(list,sym.initialloc.register64.reghi);
  745. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register64.reghi));
  746. cg.a_reg_sync(list,GetNextReg(GetNextReg(sym.initialloc.register64.reghi)));
  747. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(sym.initialloc.register64.reghi))));
  748. end
  749. else
  750. if sym.initialloc.size in [OS_32,OS_S32] then
  751. begin
  752. cg.a_reg_sync(list,sym.initialloc.register);
  753. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register));
  754. cg.a_reg_sync(list,GetNextReg(GetNextReg(sym.initialloc.register)));
  755. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(sym.initialloc.register))));
  756. end
  757. else
  758. if sym.initialloc.size in [OS_16,OS_S16] then
  759. begin
  760. cg.a_reg_sync(list,sym.initialloc.register);
  761. cg.a_reg_sync(list,GetNextReg(sym.initialloc.register));
  762. end
  763. else
  764. {$endif}
  765. cg.a_reg_sync(list,sym.initialloc.register);
  766. end;
  767. sym.localloc:=sym.initialloc;
  768. end;
  769. procedure gen_load_cgpara_loc(list: TAsmList; vardef: tdef; const para: TCGPara; var destloc: tlocation; reusepara: boolean);
  770. procedure unget_para(const paraloc:TCGParaLocation);
  771. begin
  772. case paraloc.loc of
  773. LOC_REGISTER :
  774. begin
  775. if getsupreg(paraloc.register)<first_int_imreg then
  776. cg.ungetcpuregister(list,paraloc.register);
  777. end;
  778. LOC_MMREGISTER :
  779. begin
  780. if getsupreg(paraloc.register)<first_mm_imreg then
  781. cg.ungetcpuregister(list,paraloc.register);
  782. end;
  783. LOC_FPUREGISTER :
  784. begin
  785. if getsupreg(paraloc.register)<first_fpu_imreg then
  786. cg.ungetcpuregister(list,paraloc.register);
  787. end;
  788. end;
  789. end;
  790. var
  791. paraloc : pcgparalocation;
  792. href : treference;
  793. sizeleft : aint;
  794. alignment : longint;
  795. tempref : treference;
  796. {$ifdef mips}
  797. tmpreg : tregister;
  798. {$endif mips}
  799. {$ifndef cpu64bitalu}
  800. tempreg : tregister;
  801. reg64 : tregister64;
  802. {$endif not cpu64bitalu}
  803. begin
  804. paraloc:=para.location;
  805. if not assigned(paraloc) then
  806. internalerror(200408203);
  807. { skip e.g. empty records }
  808. if (paraloc^.loc = LOC_VOID) then
  809. exit;
  810. case destloc.loc of
  811. LOC_REFERENCE :
  812. begin
  813. { If the parameter location is reused we don't need to copy
  814. anything }
  815. if not reusepara then
  816. begin
  817. href:=destloc.reference;
  818. sizeleft:=para.intsize;
  819. while assigned(paraloc) do
  820. begin
  821. if (paraloc^.size=OS_NO) then
  822. begin
  823. { Can only be a reference that contains the rest
  824. of the parameter }
  825. if (paraloc^.loc<>LOC_REFERENCE) or
  826. assigned(paraloc^.next) then
  827. internalerror(2005013010);
  828. cg.a_load_cgparaloc_ref(list,paraloc^,href,sizeleft,destloc.reference.alignment);
  829. inc(href.offset,sizeleft);
  830. sizeleft:=0;
  831. end
  832. else
  833. begin
  834. cg.a_load_cgparaloc_ref(list,paraloc^,href,tcgsize2size[paraloc^.size],destloc.reference.alignment);
  835. inc(href.offset,TCGSize2Size[paraloc^.size]);
  836. dec(sizeleft,TCGSize2Size[paraloc^.size]);
  837. end;
  838. unget_para(paraloc^);
  839. paraloc:=paraloc^.next;
  840. end;
  841. end;
  842. end;
  843. LOC_REGISTER,
  844. LOC_CREGISTER :
  845. begin
  846. {$ifdef cpu64bitalu}
  847. if (para.size in [OS_128,OS_S128,OS_F128]) and
  848. ({ in case of fpu emulation, or abi's that pass fpu values
  849. via integer registers }
  850. (vardef.typ=floatdef) or
  851. is_methodpointer(vardef) or
  852. is_record(vardef)) then
  853. begin
  854. case paraloc^.loc of
  855. LOC_REGISTER:
  856. begin
  857. if not assigned(paraloc^.next) then
  858. internalerror(200410104);
  859. if (target_info.endian=ENDIAN_BIG) then
  860. begin
  861. { paraloc^ -> high
  862. paraloc^.next -> low }
  863. unget_para(paraloc^);
  864. gen_alloc_regloc(list,destloc);
  865. { reg->reg, alignment is irrelevant }
  866. cg.a_load_cgparaloc_anyreg(list,OS_64,paraloc^,destloc.register128.reghi,8);
  867. unget_para(paraloc^.next^);
  868. cg.a_load_cgparaloc_anyreg(list,OS_64,paraloc^.next^,destloc.register128.reglo,8);
  869. end
  870. else
  871. begin
  872. { paraloc^ -> low
  873. paraloc^.next -> high }
  874. unget_para(paraloc^);
  875. gen_alloc_regloc(list,destloc);
  876. cg.a_load_cgparaloc_anyreg(list,OS_64,paraloc^,destloc.register128.reglo,8);
  877. unget_para(paraloc^.next^);
  878. cg.a_load_cgparaloc_anyreg(list,OS_64,paraloc^.next^,destloc.register128.reghi,8);
  879. end;
  880. end;
  881. LOC_REFERENCE:
  882. begin
  883. gen_alloc_regloc(list,destloc);
  884. reference_reset_base(href,paraloc^.reference.index,paraloc^.reference.offset,para.alignment);
  885. cg128.a_load128_ref_reg(list,href,destloc.register128);
  886. unget_para(paraloc^);
  887. end;
  888. else
  889. internalerror(2012090607);
  890. end
  891. end
  892. else
  893. {$else cpu64bitalu}
  894. if (para.size in [OS_64,OS_S64,OS_F64]) and
  895. (is_64bit(vardef) or
  896. { in case of fpu emulation, or abi's that pass fpu values
  897. via integer registers }
  898. (vardef.typ=floatdef) or
  899. is_methodpointer(vardef) or
  900. is_record(vardef)) then
  901. begin
  902. case paraloc^.loc of
  903. LOC_REGISTER:
  904. begin
  905. case para.locations_count of
  906. {$if defined(cpu16bitalu) or defined(cpu8bitalu)}
  907. { 4 paralocs? }
  908. 4:
  909. if (target_info.endian=ENDIAN_BIG) then
  910. begin
  911. { paraloc^ -> high
  912. paraloc^.next^.next -> low }
  913. unget_para(paraloc^);
  914. gen_alloc_regloc(list,destloc);
  915. { reg->reg, alignment is irrelevant }
  916. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^,GetNextReg(destloc.register64.reghi),2);
  917. unget_para(paraloc^.next^);
  918. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^,destloc.register64.reghi,2);
  919. unget_para(paraloc^.next^.next^);
  920. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^.next^,GetNextReg(destloc.register64.reglo),2);
  921. unget_para(paraloc^.next^.next^.next^);
  922. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^.next^.next^,destloc.register64.reglo,2);
  923. end
  924. else
  925. begin
  926. { paraloc^ -> low
  927. paraloc^.next^.next -> high }
  928. unget_para(paraloc^);
  929. gen_alloc_regloc(list,destloc);
  930. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^,destloc.register64.reglo,2);
  931. unget_para(paraloc^.next^);
  932. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^,GetNextReg(destloc.register64.reglo),2);
  933. unget_para(paraloc^.next^.next^);
  934. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^.next^,destloc.register64.reghi,2);
  935. unget_para(paraloc^.next^.next^.next^);
  936. cg.a_load_cgparaloc_anyreg(list,OS_16,paraloc^.next^.next^.next^,GetNextReg(destloc.register64.reghi),2);
  937. end;
  938. {$endif defined(cpu16bitalu) or defined(cpu8bitalu)}
  939. 2:
  940. if (target_info.endian=ENDIAN_BIG) then
  941. begin
  942. { paraloc^ -> high
  943. paraloc^.next -> low }
  944. unget_para(paraloc^);
  945. gen_alloc_regloc(list,destloc);
  946. { reg->reg, alignment is irrelevant }
  947. cg.a_load_cgparaloc_anyreg(list,OS_32,paraloc^,destloc.register64.reghi,4);
  948. unget_para(paraloc^.next^);
  949. cg.a_load_cgparaloc_anyreg(list,OS_32,paraloc^.next^,destloc.register64.reglo,4);
  950. end
  951. else
  952. begin
  953. { paraloc^ -> low
  954. paraloc^.next -> high }
  955. unget_para(paraloc^);
  956. gen_alloc_regloc(list,destloc);
  957. cg.a_load_cgparaloc_anyreg(list,OS_32,paraloc^,destloc.register64.reglo,4);
  958. unget_para(paraloc^.next^);
  959. cg.a_load_cgparaloc_anyreg(list,OS_32,paraloc^.next^,destloc.register64.reghi,4);
  960. end;
  961. else
  962. { unexpected number of paralocs }
  963. internalerror(200410104);
  964. end;
  965. end;
  966. LOC_REFERENCE:
  967. begin
  968. gen_alloc_regloc(list,destloc);
  969. reference_reset_base(href,paraloc^.reference.index,paraloc^.reference.offset,para.alignment);
  970. cg64.a_load64_ref_reg(list,href,destloc.register64);
  971. unget_para(paraloc^);
  972. end;
  973. else
  974. internalerror(2005101501);
  975. end
  976. end
  977. else
  978. {$endif cpu64bitalu}
  979. begin
  980. if assigned(paraloc^.next) then
  981. begin
  982. if (destloc.size in [OS_PAIR,OS_SPAIR]) and
  983. (para.Size in [OS_PAIR,OS_SPAIR]) then
  984. begin
  985. unget_para(paraloc^);
  986. gen_alloc_regloc(list,destloc);
  987. cg.a_load_cgparaloc_anyreg(list,OS_INT,paraloc^,destloc.register,sizeof(aint));
  988. unget_para(paraloc^.Next^);
  989. {$if defined(cpu16bitalu) or defined(cpu8bitalu)}
  990. cg.a_load_cgparaloc_anyreg(list,OS_INT,paraloc^.Next^,GetNextReg(destloc.register),sizeof(aint));
  991. {$else}
  992. cg.a_load_cgparaloc_anyreg(list,OS_INT,paraloc^.Next^,destloc.registerhi,sizeof(aint));
  993. {$endif}
  994. end
  995. {$if defined(cpu8bitalu)}
  996. else if (destloc.size in [OS_32,OS_S32]) and
  997. (para.Size in [OS_32,OS_S32]) then
  998. begin
  999. unget_para(paraloc^);
  1000. gen_alloc_regloc(list,destloc);
  1001. cg.a_load_cgparaloc_anyreg(list,OS_8,paraloc^,destloc.register,sizeof(aint));
  1002. unget_para(paraloc^.Next^);
  1003. cg.a_load_cgparaloc_anyreg(list,OS_8,paraloc^.Next^,GetNextReg(destloc.register),sizeof(aint));
  1004. unget_para(paraloc^.Next^.Next^);
  1005. cg.a_load_cgparaloc_anyreg(list,OS_8,paraloc^.Next^.Next^,GetNextReg(GetNextReg(destloc.register)),sizeof(aint));
  1006. unget_para(paraloc^.Next^.Next^.Next^);
  1007. cg.a_load_cgparaloc_anyreg(list,OS_8,paraloc^.Next^.Next^.Next^,GetNextReg(GetNextReg(GetNextReg(destloc.register))),sizeof(aint));
  1008. end
  1009. {$endif defined(cpu8bitalu)}
  1010. else
  1011. begin
  1012. { this can happen if a parameter is spread over
  1013. multiple paralocs, e.g. if a record with two single
  1014. fields must be passed in two single precision
  1015. registers }
  1016. { does it fit in the register of destloc? }
  1017. sizeleft:=para.intsize;
  1018. if sizeleft<>vardef.size then
  1019. internalerror(2014122806);
  1020. if sizeleft<>tcgsize2size[destloc.size] then
  1021. internalerror(200410105);
  1022. { store everything first to memory, then load it in
  1023. destloc }
  1024. tg.gettemp(list,sizeleft,sizeleft,tt_persistent,tempref);
  1025. gen_alloc_regloc(list,destloc);
  1026. while sizeleft>0 do
  1027. begin
  1028. if not assigned(paraloc) then
  1029. internalerror(2014122807);
  1030. unget_para(paraloc^);
  1031. cg.a_load_cgparaloc_ref(list,paraloc^,tempref,sizeleft,newalignment(para.alignment,para.intsize-sizeleft));
  1032. if (paraloc^.size=OS_NO) and
  1033. assigned(paraloc^.next) then
  1034. internalerror(2014122805);
  1035. inc(tempref.offset,tcgsize2size[paraloc^.size]);
  1036. dec(sizeleft,tcgsize2size[paraloc^.size]);
  1037. paraloc:=paraloc^.next;
  1038. end;
  1039. dec(tempref.offset,para.intsize);
  1040. cg.a_load_ref_reg(list,para.size,para.size,tempref,destloc.register);
  1041. tg.ungettemp(list,tempref);
  1042. end;
  1043. end
  1044. else
  1045. begin
  1046. unget_para(paraloc^);
  1047. gen_alloc_regloc(list,destloc);
  1048. cg.a_load_cgparaloc_anyreg(list,destloc.size,paraloc^,destloc.register,sizeof(aint));
  1049. end;
  1050. end;
  1051. end;
  1052. LOC_FPUREGISTER,
  1053. LOC_CFPUREGISTER :
  1054. begin
  1055. {$ifdef mips}
  1056. if (destloc.size = paraloc^.Size) and
  1057. (paraloc^.Loc in [LOC_FPUREGISTER,LOC_CFPUREGISTER,LOC_REFERENCE,LOC_CREFERENCE]) then
  1058. begin
  1059. unget_para(paraloc^);
  1060. gen_alloc_regloc(list,destloc);
  1061. cg.a_load_cgparaloc_anyreg(list,destloc.size,paraloc^,destloc.register,para.alignment);
  1062. end
  1063. else if (destloc.size = OS_F32) and
  1064. (paraloc^.Loc in [LOC_REGISTER,LOC_CREGISTER]) then
  1065. begin
  1066. gen_alloc_regloc(list,destloc);
  1067. unget_para(paraloc^);
  1068. list.Concat(taicpu.op_reg_reg(A_MTC1,paraloc^.register,destloc.register));
  1069. end
  1070. { TODO: Produces invalid code, needs fixing together with regalloc setup. }
  1071. {
  1072. else if (destloc.size = OS_F64) and
  1073. (paraloc^.Loc in [LOC_REGISTER,LOC_CREGISTER]) and
  1074. (paraloc^.next^.Loc in [LOC_REGISTER,LOC_CREGISTER]) then
  1075. begin
  1076. gen_alloc_regloc(list,destloc);
  1077. tmpreg:=destloc.register;
  1078. unget_para(paraloc^);
  1079. list.Concat(taicpu.op_reg_reg(A_MTC1,paraloc^.register,tmpreg));
  1080. setsupreg(tmpreg,getsupreg(tmpreg)+1);
  1081. unget_para(paraloc^.next^);
  1082. list.Concat(taicpu.op_reg_reg(A_MTC1,paraloc^.Next^.register,tmpreg));
  1083. end
  1084. }
  1085. else
  1086. begin
  1087. sizeleft := TCGSize2Size[destloc.size];
  1088. tg.GetTemp(list,sizeleft,sizeleft,tt_normal,tempref);
  1089. href:=tempref;
  1090. while assigned(paraloc) do
  1091. begin
  1092. unget_para(paraloc^);
  1093. cg.a_load_cgparaloc_ref(list,paraloc^,href,sizeleft,destloc.reference.alignment);
  1094. inc(href.offset,TCGSize2Size[paraloc^.size]);
  1095. dec(sizeleft,TCGSize2Size[paraloc^.size]);
  1096. paraloc:=paraloc^.next;
  1097. end;
  1098. gen_alloc_regloc(list,destloc);
  1099. cg.a_loadfpu_ref_reg(list,destloc.size,destloc.size,tempref,destloc.register);
  1100. tg.UnGetTemp(list,tempref);
  1101. end;
  1102. {$else mips}
  1103. {$if defined(sparc) or defined(arm)}
  1104. { Arm and Sparc passes floats in int registers, when loading to fpu register
  1105. we need a temp }
  1106. sizeleft := TCGSize2Size[destloc.size];
  1107. tg.GetTemp(list,sizeleft,sizeleft,tt_normal,tempref);
  1108. href:=tempref;
  1109. while assigned(paraloc) do
  1110. begin
  1111. unget_para(paraloc^);
  1112. cg.a_load_cgparaloc_ref(list,paraloc^,href,sizeleft,destloc.reference.alignment);
  1113. inc(href.offset,TCGSize2Size[paraloc^.size]);
  1114. dec(sizeleft,TCGSize2Size[paraloc^.size]);
  1115. paraloc:=paraloc^.next;
  1116. end;
  1117. gen_alloc_regloc(list,destloc);
  1118. cg.a_loadfpu_ref_reg(list,destloc.size,destloc.size,tempref,destloc.register);
  1119. tg.UnGetTemp(list,tempref);
  1120. {$else defined(sparc) or defined(arm)}
  1121. unget_para(paraloc^);
  1122. gen_alloc_regloc(list,destloc);
  1123. { from register to register -> alignment is irrelevant }
  1124. cg.a_load_cgparaloc_anyreg(list,destloc.size,paraloc^,destloc.register,0);
  1125. if assigned(paraloc^.next) then
  1126. internalerror(200410109);
  1127. {$endif defined(sparc) or defined(arm)}
  1128. {$endif mips}
  1129. end;
  1130. LOC_MMREGISTER,
  1131. LOC_CMMREGISTER :
  1132. begin
  1133. {$ifndef cpu64bitalu}
  1134. { ARM vfp floats are passed in integer registers }
  1135. if (para.size=OS_F64) and
  1136. (paraloc^.size in [OS_32,OS_S32]) and
  1137. use_vectorfpu(vardef) then
  1138. begin
  1139. { we need 2x32bit reg }
  1140. if not assigned(paraloc^.next) or
  1141. assigned(paraloc^.next^.next) then
  1142. internalerror(2009112421);
  1143. unget_para(paraloc^.next^);
  1144. case paraloc^.next^.loc of
  1145. LOC_REGISTER:
  1146. tempreg:=paraloc^.next^.register;
  1147. LOC_REFERENCE:
  1148. begin
  1149. tempreg:=cg.getintregister(list,OS_32);
  1150. cg.a_load_cgparaloc_anyreg(list,OS_32,paraloc^.next^,tempreg,4);
  1151. end;
  1152. else
  1153. internalerror(2012051301);
  1154. end;
  1155. { don't free before the above, because then the getintregister
  1156. could reallocate this register and overwrite it }
  1157. unget_para(paraloc^);
  1158. gen_alloc_regloc(list,destloc);
  1159. if (target_info.endian=endian_big) then
  1160. { paraloc^ -> high
  1161. paraloc^.next -> low }
  1162. reg64:=joinreg64(tempreg,paraloc^.register)
  1163. else
  1164. reg64:=joinreg64(paraloc^.register,tempreg);
  1165. cg64.a_loadmm_intreg64_reg(list,OS_F64,reg64,destloc.register);
  1166. end
  1167. else
  1168. {$endif not cpu64bitalu}
  1169. begin
  1170. unget_para(paraloc^);
  1171. gen_alloc_regloc(list,destloc);
  1172. { from register to register -> alignment is irrelevant }
  1173. cg.a_load_cgparaloc_anyreg(list,destloc.size,paraloc^,destloc.register,0);
  1174. { data could come in two memory locations, for now
  1175. we simply ignore the sanity check (FK)
  1176. if assigned(paraloc^.next) then
  1177. internalerror(200410108);
  1178. }
  1179. end;
  1180. end;
  1181. else
  1182. internalerror(2010052903);
  1183. end;
  1184. end;
  1185. procedure gen_load_para_value(list:TAsmList);
  1186. procedure get_para(const paraloc:TCGParaLocation);
  1187. begin
  1188. case paraloc.loc of
  1189. LOC_REGISTER :
  1190. begin
  1191. if getsupreg(paraloc.register)<first_int_imreg then
  1192. cg.getcpuregister(list,paraloc.register);
  1193. end;
  1194. LOC_MMREGISTER :
  1195. begin
  1196. if getsupreg(paraloc.register)<first_mm_imreg then
  1197. cg.getcpuregister(list,paraloc.register);
  1198. end;
  1199. LOC_FPUREGISTER :
  1200. begin
  1201. if getsupreg(paraloc.register)<first_fpu_imreg then
  1202. cg.getcpuregister(list,paraloc.register);
  1203. end;
  1204. end;
  1205. end;
  1206. var
  1207. i : longint;
  1208. currpara : tparavarsym;
  1209. paraloc : pcgparalocation;
  1210. begin
  1211. if (po_assembler in current_procinfo.procdef.procoptions) or
  1212. { exceptfilters have a single hidden 'parentfp' parameter, which
  1213. is handled by tcg.g_proc_entry. }
  1214. (current_procinfo.procdef.proctypeoption=potype_exceptfilter) then
  1215. exit;
  1216. { Allocate registers used by parameters }
  1217. for i:=0 to current_procinfo.procdef.paras.count-1 do
  1218. begin
  1219. currpara:=tparavarsym(current_procinfo.procdef.paras[i]);
  1220. paraloc:=currpara.paraloc[calleeside].location;
  1221. while assigned(paraloc) do
  1222. begin
  1223. if paraloc^.loc in [LOC_REGISTER,LOC_FPUREGISTER,LOC_MMREGISTER] then
  1224. get_para(paraloc^);
  1225. paraloc:=paraloc^.next;
  1226. end;
  1227. end;
  1228. { Copy parameters to local references/registers }
  1229. for i:=0 to current_procinfo.procdef.paras.count-1 do
  1230. begin
  1231. currpara:=tparavarsym(current_procinfo.procdef.paras[i]);
  1232. gen_load_cgpara_loc(list,currpara.vardef,currpara.paraloc[calleeside],currpara.initialloc,paramanager.param_use_paraloc(currpara.paraloc[calleeside]));
  1233. { gen_load_cgpara_loc() already allocated the initialloc
  1234. -> don't allocate again }
  1235. if currpara.initialloc.loc in [LOC_CREGISTER,LOC_CFPUREGISTER,LOC_CMMREGISTER] then
  1236. gen_alloc_regvar(list,currpara,false);
  1237. end;
  1238. { generate copies of call by value parameters, must be done before
  1239. the initialization and body is parsed because the refcounts are
  1240. incremented using the local copies }
  1241. current_procinfo.procdef.parast.SymList.ForEachCall(@copyvalueparas,list);
  1242. {$ifdef powerpc}
  1243. { unget the register that contains the stack pointer before the procedure entry, }
  1244. { which is used to access the parameters in their original callee-side location }
  1245. if (tppcprocinfo(current_procinfo).needs_frame_pointer) then
  1246. cg.a_reg_dealloc(list,NR_R12);
  1247. {$endif powerpc}
  1248. {$ifdef powerpc64}
  1249. { unget the register that contains the stack pointer before the procedure entry, }
  1250. { which is used to access the parameters in their original callee-side location }
  1251. if (tppcprocinfo(current_procinfo).needs_frame_pointer) then
  1252. cg.a_reg_dealloc(list, NR_OLD_STACK_POINTER_REG);
  1253. {$endif powerpc64}
  1254. if not(po_assembler in current_procinfo.procdef.procoptions) then
  1255. begin
  1256. { initialize refcounted paras, and trash others. Needed here
  1257. instead of in gen_initialize_code, because when a reference is
  1258. intialised or trashed while the pointer to that reference is kept
  1259. in a regvar, we add a register move and that one again has to
  1260. come after the parameter loading code as far as the register
  1261. allocator is concerned }
  1262. current_procinfo.procdef.parast.SymList.ForEachCall(@init_paras,list);
  1263. end;
  1264. end;
  1265. {****************************************************************************
  1266. Entry/Exit
  1267. ****************************************************************************}
  1268. function has_alias_name(pd:tprocdef;const s:string):boolean;
  1269. var
  1270. item : TCmdStrListItem;
  1271. begin
  1272. result:=true;
  1273. if pd.mangledname=s then
  1274. exit;
  1275. item := TCmdStrListItem(pd.aliasnames.first);
  1276. while assigned(item) do
  1277. begin
  1278. if item.str=s then
  1279. exit;
  1280. item := TCmdStrListItem(item.next);
  1281. end;
  1282. result:=false;
  1283. end;
  1284. procedure alloc_proc_symbol(pd: tprocdef);
  1285. var
  1286. item : TCmdStrListItem;
  1287. begin
  1288. item := TCmdStrListItem(pd.aliasnames.first);
  1289. while assigned(item) do
  1290. begin
  1291. { The condition to use global or local symbol must match
  1292. the code written in hlcg.gen_proc_symbol to
  1293. avoid change from AB_LOCAL to AB_GLOBAL, which generates
  1294. erroneous code (at least for targets using GOT) }
  1295. if (cs_profile in current_settings.moduleswitches) or
  1296. (po_global in current_procinfo.procdef.procoptions) then
  1297. current_asmdata.DefineAsmSymbol(item.str,AB_GLOBAL,AT_FUNCTION)
  1298. else
  1299. current_asmdata.DefineAsmSymbol(item.str,AB_LOCAL,AT_FUNCTION);
  1300. item := TCmdStrListItem(item.next);
  1301. end;
  1302. end;
  1303. procedure gen_proc_entry_code(list:TAsmList);
  1304. var
  1305. hitemp,
  1306. lotemp, stack_frame_size : longint;
  1307. begin
  1308. { generate call frame marker for dwarf call frame info }
  1309. current_asmdata.asmcfi.start_frame(list);
  1310. { All temps are know, write offsets used for information }
  1311. if (cs_asm_source in current_settings.globalswitches) and
  1312. (current_procinfo.tempstart<>tg.lasttemp) then
  1313. begin
  1314. if tg.direction>0 then
  1315. begin
  1316. lotemp:=current_procinfo.tempstart;
  1317. hitemp:=tg.lasttemp;
  1318. end
  1319. else
  1320. begin
  1321. lotemp:=tg.lasttemp;
  1322. hitemp:=current_procinfo.tempstart;
  1323. end;
  1324. list.concat(Tai_comment.Create(strpnew('Temps allocated between '+std_regname(current_procinfo.framepointer)+
  1325. tostr_with_plus(lotemp)+' and '+std_regname(current_procinfo.framepointer)+tostr_with_plus(hitemp))));
  1326. end;
  1327. { generate target specific proc entry code }
  1328. stack_frame_size := current_procinfo.calc_stackframe_size;
  1329. if (stack_frame_size <> 0) and
  1330. (po_nostackframe in current_procinfo.procdef.procoptions) then
  1331. message1(parser_e_nostackframe_with_locals,tostr(stack_frame_size));
  1332. hlcg.g_proc_entry(list,stack_frame_size,(po_nostackframe in current_procinfo.procdef.procoptions));
  1333. end;
  1334. procedure gen_proc_exit_code(list:TAsmList);
  1335. var
  1336. parasize : longint;
  1337. begin
  1338. { c style clearstack does not need to remove parameters from the stack, only the
  1339. return value when it was pushed by arguments }
  1340. if current_procinfo.procdef.proccalloption in clearstack_pocalls then
  1341. begin
  1342. parasize:=0;
  1343. if paramanager.ret_in_param(current_procinfo.procdef.returndef,current_procinfo.procdef) then
  1344. inc(parasize,sizeof(pint));
  1345. end
  1346. else
  1347. begin
  1348. parasize:=current_procinfo.para_stack_size;
  1349. { the parent frame pointer para has to be removed by the caller in
  1350. case of Delphi-style parent frame pointer passing }
  1351. if not paramanager.use_fixed_stack and
  1352. (po_delphi_nested_cc in current_procinfo.procdef.procoptions) then
  1353. dec(parasize,sizeof(pint));
  1354. end;
  1355. { generate target specific proc exit code }
  1356. hlcg.g_proc_exit(list,parasize,(po_nostackframe in current_procinfo.procdef.procoptions));
  1357. { release return registers, needed for optimizer }
  1358. if not is_void(current_procinfo.procdef.returndef) then
  1359. paramanager.freecgpara(list,current_procinfo.procdef.funcretloc[calleeside]);
  1360. { end of frame marker for call frame info }
  1361. current_asmdata.asmcfi.end_frame(list);
  1362. end;
  1363. procedure gen_stack_check_size_para(list:TAsmList);
  1364. var
  1365. paraloc1 : tcgpara;
  1366. pd : tprocdef;
  1367. begin
  1368. pd:=search_system_proc('fpc_stackcheck');
  1369. paraloc1.init;
  1370. paramanager.getintparaloc(pd,1,paraloc1);
  1371. cg.a_load_const_cgpara(list,OS_INT,current_procinfo.calc_stackframe_size,paraloc1);
  1372. paramanager.freecgpara(list,paraloc1);
  1373. paraloc1.done;
  1374. end;
  1375. procedure gen_stack_check_call(list:TAsmList);
  1376. var
  1377. paraloc1 : tcgpara;
  1378. pd : tprocdef;
  1379. begin
  1380. pd:=search_system_proc('fpc_stackcheck');
  1381. paraloc1.init;
  1382. { Also alloc the register needed for the parameter }
  1383. paramanager.getintparaloc(pd,1,paraloc1);
  1384. paramanager.freecgpara(list,paraloc1);
  1385. { Call the helper }
  1386. cg.allocallcpuregisters(list);
  1387. cg.a_call_name(list,'FPC_STACKCHECK',false);
  1388. cg.deallocallcpuregisters(list);
  1389. paraloc1.done;
  1390. end;
  1391. procedure gen_save_used_regs(list:TAsmList);
  1392. begin
  1393. { Pure assembler routines need to save the registers themselves }
  1394. if (po_assembler in current_procinfo.procdef.procoptions) then
  1395. exit;
  1396. { oldfpccall expects all registers to be destroyed }
  1397. if current_procinfo.procdef.proccalloption<>pocall_oldfpccall then
  1398. cg.g_save_registers(list);
  1399. end;
  1400. procedure gen_restore_used_regs(list:TAsmList);
  1401. begin
  1402. { Pure assembler routines need to save the registers themselves }
  1403. if (po_assembler in current_procinfo.procdef.procoptions) then
  1404. exit;
  1405. { oldfpccall expects all registers to be destroyed }
  1406. if current_procinfo.procdef.proccalloption<>pocall_oldfpccall then
  1407. cg.g_restore_registers(list);
  1408. end;
  1409. {****************************************************************************
  1410. External handling
  1411. ****************************************************************************}
  1412. procedure gen_external_stub(list:TAsmList;pd:tprocdef;const externalname:string);
  1413. begin
  1414. create_hlcodegen;
  1415. { add the procedure to the al_procedures }
  1416. maybe_new_object_file(list);
  1417. new_section(list,sec_code,lower(pd.mangledname),current_settings.alignment.procalign);
  1418. if (po_global in pd.procoptions) then
  1419. list.concat(Tai_symbol.createname_global(pd.mangledname,AT_FUNCTION,0))
  1420. else
  1421. list.concat(Tai_symbol.createname(pd.mangledname,AT_FUNCTION,0));
  1422. cg.g_external_wrapper(list,pd,externalname);
  1423. destroy_hlcodegen;
  1424. end;
  1425. {****************************************************************************
  1426. Const Data
  1427. ****************************************************************************}
  1428. procedure gen_alloc_symtable(list:TAsmList;pd:tprocdef;st:TSymtable);
  1429. procedure setlocalloc(vs:tabstractnormalvarsym);
  1430. begin
  1431. if cs_asm_source in current_settings.globalswitches then
  1432. begin
  1433. case vs.initialloc.loc of
  1434. LOC_REFERENCE :
  1435. begin
  1436. if not assigned(vs.initialloc.reference.symbol) then
  1437. list.concat(Tai_comment.Create(strpnew('Var '+vs.realname+' located at '+
  1438. std_regname(vs.initialloc.reference.base)+tostr_with_plus(vs.initialloc.reference.offset)+
  1439. ', size='+tcgsize2str(vs.initialloc.size))));
  1440. end;
  1441. end;
  1442. end;
  1443. vs.localloc:=vs.initialloc;
  1444. FillChar(vs.currentregloc,sizeof(vs.currentregloc),0);
  1445. end;
  1446. var
  1447. i : longint;
  1448. highsym,
  1449. sym : tsym;
  1450. vs : tabstractnormalvarsym;
  1451. isaddr : boolean;
  1452. begin
  1453. for i:=0 to st.SymList.Count-1 do
  1454. begin
  1455. sym:=tsym(st.SymList[i]);
  1456. case sym.typ of
  1457. staticvarsym :
  1458. begin
  1459. vs:=tabstractnormalvarsym(sym);
  1460. { The code in loadnode.pass_generatecode will create the
  1461. LOC_REFERENCE instead for all none register variables. This is
  1462. required because we can't store an asmsymbol in the localloc because
  1463. the asmsymbol is invalid after an unit is compiled. This gives
  1464. problems when this procedure is inlined in another unit (PFV) }
  1465. if vs.is_regvar(false) then
  1466. begin
  1467. vs.initialloc.loc:=tvarregable2tcgloc[vs.varregable];
  1468. vs.initialloc.size:=def_cgsize(vs.vardef);
  1469. gen_alloc_regvar(list,vs,true);
  1470. setlocalloc(vs);
  1471. end;
  1472. end;
  1473. paravarsym :
  1474. begin
  1475. vs:=tabstractnormalvarsym(sym);
  1476. { Parameters passed to assembler procedures need to be kept
  1477. in the original location }
  1478. if (po_assembler in pd.procoptions) then
  1479. tparavarsym(vs).paraloc[calleeside].get_location(vs.initialloc)
  1480. { exception filters receive their frame pointer as a parameter }
  1481. else if (pd.proctypeoption=potype_exceptfilter) and
  1482. (vo_is_parentfp in vs.varoptions) then
  1483. begin
  1484. location_reset(vs.initialloc,LOC_REGISTER,OS_ADDR);
  1485. vs.initialloc.register:=NR_FRAME_POINTER_REG;
  1486. end
  1487. else
  1488. begin
  1489. { if an open array is used, also its high parameter is used,
  1490. since the hidden high parameters are inserted after the corresponding symbols,
  1491. we can increase the ref. count here }
  1492. if is_open_array(vs.vardef) or is_array_of_const(vs.vardef) then
  1493. begin
  1494. highsym:=get_high_value_sym(tparavarsym(vs));
  1495. if assigned(highsym) then
  1496. inc(highsym.refs);
  1497. end;
  1498. isaddr:=paramanager.push_addr_param(vs.varspez,vs.vardef,pd.proccalloption);
  1499. if isaddr then
  1500. vs.initialloc.size:=def_cgsize(voidpointertype)
  1501. else
  1502. vs.initialloc.size:=def_cgsize(vs.vardef);
  1503. if vs.is_regvar(isaddr) then
  1504. vs.initialloc.loc:=tvarregable2tcgloc[vs.varregable]
  1505. else
  1506. begin
  1507. vs.initialloc.loc:=LOC_REFERENCE;
  1508. { Reuse the parameter location for values to are at a single location on the stack }
  1509. if paramanager.param_use_paraloc(tparavarsym(sym).paraloc[calleeside]) then
  1510. begin
  1511. reference_reset_base(vs.initialloc.reference,tparavarsym(sym).paraloc[calleeside].location^.reference.index,
  1512. tparavarsym(sym).paraloc[calleeside].location^.reference.offset,tparavarsym(sym).paraloc[calleeside].alignment);
  1513. end
  1514. else
  1515. begin
  1516. if isaddr then
  1517. tg.GetLocal(list,voidpointertype.size,voidpointertype,vs.initialloc.reference)
  1518. else
  1519. tg.GetLocal(list,vs.getsize,tparavarsym(sym).paraloc[calleeside].alignment,vs.vardef,vs.initialloc.reference);
  1520. end;
  1521. end;
  1522. end;
  1523. setlocalloc(vs);
  1524. end;
  1525. localvarsym :
  1526. begin
  1527. vs:=tabstractnormalvarsym(sym);
  1528. vs.initialloc.size:=def_cgsize(vs.vardef);
  1529. if ([po_assembler,po_nostackframe] * pd.procoptions = [po_assembler,po_nostackframe]) and
  1530. (vo_is_funcret in vs.varoptions) then
  1531. begin
  1532. paramanager.create_funcretloc_info(pd,calleeside);
  1533. if assigned(pd.funcretloc[calleeside].location^.next) then
  1534. begin
  1535. { can't replace references to "result" with a complex
  1536. location expression inside assembler code }
  1537. location_reset(vs.initialloc,LOC_INVALID,OS_NO);
  1538. end
  1539. else
  1540. pd.funcretloc[calleeside].get_location(vs.initialloc);
  1541. end
  1542. else if (m_delphi in current_settings.modeswitches) and
  1543. (po_assembler in pd.procoptions) and
  1544. (vo_is_funcret in vs.varoptions) and
  1545. (vs.refs=0) then
  1546. begin
  1547. { not referenced, so don't allocate. Use dummy to }
  1548. { avoid ie's later on because of LOC_INVALID }
  1549. vs.initialloc.loc:=LOC_REGISTER;
  1550. vs.initialloc.size:=OS_INT;
  1551. vs.initialloc.register:=NR_FUNCTION_RESULT_REG;
  1552. end
  1553. else if vs.is_regvar(false) then
  1554. begin
  1555. vs.initialloc.loc:=tvarregable2tcgloc[vs.varregable];
  1556. gen_alloc_regvar(list,vs,true);
  1557. end
  1558. else
  1559. begin
  1560. vs.initialloc.loc:=LOC_REFERENCE;
  1561. tg.GetLocal(list,vs.getsize,vs.vardef,vs.initialloc.reference);
  1562. end;
  1563. setlocalloc(vs);
  1564. end;
  1565. end;
  1566. end;
  1567. end;
  1568. procedure add_regvars(var rv: tusedregvars; const location: tlocation);
  1569. begin
  1570. case location.loc of
  1571. LOC_CREGISTER:
  1572. {$if defined(cpu64bitalu)}
  1573. if location.size in [OS_128,OS_S128] then
  1574. begin
  1575. rv.intregvars.addnodup(getsupreg(location.register128.reglo));
  1576. rv.intregvars.addnodup(getsupreg(location.register128.reghi));
  1577. end
  1578. else
  1579. {$elseif defined(cpu32bitalu)}
  1580. if location.size in [OS_64,OS_S64] then
  1581. begin
  1582. rv.intregvars.addnodup(getsupreg(location.register64.reglo));
  1583. rv.intregvars.addnodup(getsupreg(location.register64.reghi));
  1584. end
  1585. else
  1586. {$elseif defined(cpu16bitalu)}
  1587. if location.size in [OS_64,OS_S64] then
  1588. begin
  1589. rv.intregvars.addnodup(getsupreg(location.register64.reglo));
  1590. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register64.reglo)));
  1591. rv.intregvars.addnodup(getsupreg(location.register64.reghi));
  1592. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register64.reghi)));
  1593. end
  1594. else
  1595. if location.size in [OS_32,OS_S32] then
  1596. begin
  1597. rv.intregvars.addnodup(getsupreg(location.register));
  1598. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register)));
  1599. end
  1600. else
  1601. {$elseif defined(cpu8bitalu)}
  1602. if location.size in [OS_64,OS_S64] then
  1603. begin
  1604. rv.intregvars.addnodup(getsupreg(location.register64.reglo));
  1605. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register64.reglo)));
  1606. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(location.register64.reglo))));
  1607. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(GetNextReg(location.register64.reglo)))));
  1608. rv.intregvars.addnodup(getsupreg(location.register64.reghi));
  1609. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register64.reghi)));
  1610. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(location.register64.reghi))));
  1611. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(GetNextReg(location.register64.reghi)))));
  1612. end
  1613. else
  1614. if location.size in [OS_32,OS_S32] then
  1615. begin
  1616. rv.intregvars.addnodup(getsupreg(location.register));
  1617. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register)));
  1618. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(location.register))));
  1619. rv.intregvars.addnodup(getsupreg(GetNextReg(GetNextReg(GetNextReg(location.register)))));
  1620. end
  1621. else
  1622. if location.size in [OS_16,OS_S16] then
  1623. begin
  1624. rv.intregvars.addnodup(getsupreg(location.register));
  1625. rv.intregvars.addnodup(getsupreg(GetNextReg(location.register)));
  1626. end
  1627. else
  1628. {$endif}
  1629. rv.intregvars.addnodup(getsupreg(location.register));
  1630. LOC_CFPUREGISTER:
  1631. rv.fpuregvars.addnodup(getsupreg(location.register));
  1632. LOC_CMMREGISTER:
  1633. rv.mmregvars.addnodup(getsupreg(location.register));
  1634. end;
  1635. end;
  1636. function do_get_used_regvars(var n: tnode; arg: pointer): foreachnoderesult;
  1637. var
  1638. rv: pusedregvars absolute arg;
  1639. begin
  1640. case (n.nodetype) of
  1641. temprefn:
  1642. { We only have to synchronise a tempnode before a loop if it is }
  1643. { not created inside the loop, and only synchronise after the }
  1644. { loop if it's not destroyed inside the loop. If it's created }
  1645. { before the loop and not yet destroyed, then before the loop }
  1646. { is secondpassed tempinfo^.valid will be true, and we get the }
  1647. { correct registers. If it's not destroyed inside the loop, }
  1648. { then after the loop has been secondpassed tempinfo^.valid }
  1649. { be true and we also get the right registers. In other cases, }
  1650. { tempinfo^.valid will be false and so we do not add }
  1651. { unnecessary registers. This way, we don't have to look at }
  1652. { tempcreate and tempdestroy nodes to get this info (JM) }
  1653. if (ti_valid in ttemprefnode(n).tempinfo^.flags) then
  1654. add_regvars(rv^,ttemprefnode(n).tempinfo^.location);
  1655. loadn:
  1656. if (tloadnode(n).symtableentry.typ in [staticvarsym,localvarsym,paravarsym]) then
  1657. add_regvars(rv^,tabstractnormalvarsym(tloadnode(n).symtableentry).localloc);
  1658. vecn:
  1659. { range checks sometimes need the high parameter }
  1660. if (cs_check_range in current_settings.localswitches) and
  1661. (is_open_array(tvecnode(n).left.resultdef) or
  1662. is_array_of_const(tvecnode(n).left.resultdef)) and
  1663. not(current_procinfo.procdef.proccalloption in cdecl_pocalls) then
  1664. add_regvars(rv^,tabstractnormalvarsym(get_high_value_sym(tparavarsym(tloadnode(tvecnode(n).left).symtableentry))).localloc)
  1665. end;
  1666. result := fen_true;
  1667. end;
  1668. procedure get_used_regvars(n: tnode; var rv: tusedregvars);
  1669. begin
  1670. foreachnodestatic(n,@do_get_used_regvars,@rv);
  1671. end;
  1672. (*
  1673. See comments at declaration of pusedregvarscommon
  1674. function do_get_used_regvars_common(var n: tnode; arg: pointer): foreachnoderesult;
  1675. var
  1676. rv: pusedregvarscommon absolute arg;
  1677. begin
  1678. if (n.nodetype = loadn) and
  1679. (tloadnode(n).symtableentry.typ in [staticvarsym,localvarsym,paravarsym]) then
  1680. with tabstractnormalvarsym(tloadnode(n).symtableentry).localloc do
  1681. case loc of
  1682. LOC_CREGISTER:
  1683. { if not yet encountered in this node tree }
  1684. if (rv^.myregvars.intregvars.addnodup(getsupreg(register))) and
  1685. { but nevertheless already encountered somewhere }
  1686. not(rv^.allregvars.intregvars.addnodup(getsupreg(register))) then
  1687. { then it's a regvar used in two or more node trees }
  1688. rv^.commonregvars.intregvars.addnodup(getsupreg(register));
  1689. LOC_CFPUREGISTER:
  1690. if (rv^.myregvars.intregvars.addnodup(getsupreg(register))) and
  1691. not(rv^.allregvars.intregvars.addnodup(getsupreg(register))) then
  1692. rv^.commonregvars.intregvars.addnodup(getsupreg(register));
  1693. LOC_CMMREGISTER:
  1694. if (rv^.myregvars.intregvars.addnodup(getsupreg(register))) and
  1695. not(rv^.allregvars.intregvars.addnodup(getsupreg(register))) then
  1696. rv^.commonregvars.intregvars.addnodup(getsupreg(register));
  1697. end;
  1698. result := fen_true;
  1699. end;
  1700. procedure get_used_regvars_common(n: tnode; var rv: tusedregvarscommon);
  1701. begin
  1702. rv.myregvars.intregvars.clear;
  1703. rv.myregvars.fpuregvars.clear;
  1704. rv.myregvars.mmregvars.clear;
  1705. foreachnodestatic(n,@do_get_used_regvars_common,@rv);
  1706. end;
  1707. *)
  1708. procedure gen_sync_regvars(list:TAsmList; var rv: tusedregvars);
  1709. var
  1710. count: longint;
  1711. begin
  1712. for count := 1 to rv.intregvars.length do
  1713. cg.a_reg_sync(list,newreg(R_INTREGISTER,rv.intregvars.readidx(count-1),R_SUBWHOLE));
  1714. for count := 1 to rv.fpuregvars.length do
  1715. cg.a_reg_sync(list,newreg(R_FPUREGISTER,rv.fpuregvars.readidx(count-1),R_SUBWHOLE));
  1716. for count := 1 to rv.mmregvars.length do
  1717. cg.a_reg_sync(list,newreg(R_MMREGISTER,rv.mmregvars.readidx(count-1),R_SUBWHOLE));
  1718. end;
  1719. procedure gen_free_symtable(list:TAsmList;st:TSymtable);
  1720. var
  1721. i : longint;
  1722. sym : tsym;
  1723. begin
  1724. for i:=0 to st.SymList.Count-1 do
  1725. begin
  1726. sym:=tsym(st.SymList[i]);
  1727. if (sym.typ in [staticvarsym,localvarsym,paravarsym]) then
  1728. begin
  1729. with tabstractnormalvarsym(sym) do
  1730. begin
  1731. { Note: We need to keep the data available in memory
  1732. for the sub procedures that can access local data
  1733. in the parent procedures }
  1734. case localloc.loc of
  1735. LOC_CREGISTER :
  1736. if (pi_has_label in current_procinfo.flags) then
  1737. {$if defined(cpu64bitalu)}
  1738. if def_cgsize(vardef) in [OS_128,OS_S128] then
  1739. begin
  1740. cg.a_reg_sync(list,localloc.register128.reglo);
  1741. cg.a_reg_sync(list,localloc.register128.reghi);
  1742. end
  1743. else
  1744. {$elseif defined(cpu32bitalu)}
  1745. if def_cgsize(vardef) in [OS_64,OS_S64] then
  1746. begin
  1747. cg.a_reg_sync(list,localloc.register64.reglo);
  1748. cg.a_reg_sync(list,localloc.register64.reghi);
  1749. end
  1750. else
  1751. {$elseif defined(cpu16bitalu)}
  1752. if def_cgsize(vardef) in [OS_64,OS_S64] then
  1753. begin
  1754. cg.a_reg_sync(list,localloc.register64.reglo);
  1755. cg.a_reg_sync(list,GetNextReg(localloc.register64.reglo));
  1756. cg.a_reg_sync(list,localloc.register64.reghi);
  1757. cg.a_reg_sync(list,GetNextReg(localloc.register64.reghi));
  1758. end
  1759. else
  1760. if def_cgsize(vardef) in [OS_32,OS_S32] then
  1761. begin
  1762. cg.a_reg_sync(list,localloc.register);
  1763. cg.a_reg_sync(list,GetNextReg(localloc.register));
  1764. end
  1765. else
  1766. {$elseif defined(cpu8bitalu)}
  1767. if def_cgsize(vardef) in [OS_64,OS_S64] then
  1768. begin
  1769. cg.a_reg_sync(list,localloc.register64.reglo);
  1770. cg.a_reg_sync(list,GetNextReg(localloc.register64.reglo));
  1771. cg.a_reg_sync(list,GetNextReg(GetNextReg(localloc.register64.reglo)));
  1772. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(localloc.register64.reglo))));
  1773. cg.a_reg_sync(list,localloc.register64.reghi);
  1774. cg.a_reg_sync(list,GetNextReg(localloc.register64.reghi));
  1775. cg.a_reg_sync(list,GetNextReg(GetNextReg(localloc.register64.reghi)));
  1776. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(localloc.register64.reghi))));
  1777. end
  1778. else
  1779. if def_cgsize(vardef) in [OS_32,OS_S32] then
  1780. begin
  1781. cg.a_reg_sync(list,localloc.register);
  1782. cg.a_reg_sync(list,GetNextReg(localloc.register));
  1783. cg.a_reg_sync(list,GetNextReg(GetNextReg(localloc.register)));
  1784. cg.a_reg_sync(list,GetNextReg(GetNextReg(GetNextReg(localloc.register))));
  1785. end
  1786. else
  1787. if def_cgsize(vardef) in [OS_16,OS_S16] then
  1788. begin
  1789. cg.a_reg_sync(list,localloc.register);
  1790. cg.a_reg_sync(list,GetNextReg(localloc.register));
  1791. end
  1792. else
  1793. {$endif}
  1794. cg.a_reg_sync(list,localloc.register);
  1795. LOC_CFPUREGISTER,
  1796. LOC_CMMREGISTER:
  1797. if (pi_has_label in current_procinfo.flags) then
  1798. cg.a_reg_sync(list,localloc.register);
  1799. LOC_REFERENCE :
  1800. begin
  1801. if typ in [localvarsym,paravarsym] then
  1802. tg.Ungetlocal(list,localloc.reference);
  1803. end;
  1804. end;
  1805. end;
  1806. end;
  1807. end;
  1808. end;
  1809. procedure gen_load_vmt_register(list:TAsmList;objdef:tobjectdef;selfloc:tlocation;var vmtreg:tregister);
  1810. var
  1811. href : treference;
  1812. selfdef: tdef;
  1813. begin
  1814. if is_object(objdef) then
  1815. begin
  1816. case selfloc.loc of
  1817. LOC_CREFERENCE,
  1818. LOC_REFERENCE:
  1819. begin
  1820. hlcg.reference_reset_base(href,voidpointertype,hlcg.getaddressregister(list,voidpointertype),objdef.vmt_offset,voidpointertype.size);
  1821. hlcg.a_loadaddr_ref_reg(list,voidpointertype,voidpointertype,selfloc.reference,href.base);
  1822. selfdef:=getpointerdef(objdef);
  1823. end;
  1824. else
  1825. internalerror(200305056);
  1826. end;
  1827. end
  1828. else
  1829. { This is also valid for Objective-C classes: vmt_offset is 0 there,
  1830. and the first "field" of an Objective-C class instance is a pointer
  1831. to its "meta-class". }
  1832. begin
  1833. selfdef:=objdef;
  1834. case selfloc.loc of
  1835. LOC_REGISTER:
  1836. begin
  1837. {$ifdef cpu_uses_separate_address_registers}
  1838. if getregtype(left.location.register)<>R_ADDRESSREGISTER then
  1839. begin
  1840. reference_reset_base(href,cg.getaddressregister(list),objdef.vmt_offset,sizeof(pint));
  1841. cg.a_load_reg_reg(list,OS_ADDR,OS_ADDR,selfloc.register,href.base);
  1842. end
  1843. else
  1844. {$endif cpu_uses_separate_address_registers}
  1845. hlcg.reference_reset_base(href,voidpointertype,selfloc.register,objdef.vmt_offset,voidpointertype.size);
  1846. end;
  1847. LOC_CONSTANT,
  1848. LOC_CREGISTER,
  1849. LOC_CREFERENCE,
  1850. LOC_REFERENCE,
  1851. LOC_CSUBSETREG,
  1852. LOC_SUBSETREG,
  1853. LOC_CSUBSETREF,
  1854. LOC_SUBSETREF:
  1855. begin
  1856. hlcg.reference_reset_base(href,voidpointertype,hlcg.getaddressregister(list,voidpointertype),objdef.vmt_offset,voidpointertype.size);
  1857. { todo: pass actual vmt pointer type to hlcg }
  1858. hlcg.a_load_loc_reg(list,voidpointertype,voidpointertype,selfloc,href.base);
  1859. end;
  1860. else
  1861. internalerror(200305057);
  1862. end;
  1863. end;
  1864. vmtreg:=hlcg.getaddressregister(list,voidpointertype);
  1865. hlcg.g_maybe_testself(list,selfdef,href.base);
  1866. hlcg.a_load_ref_reg(list,voidpointertype,voidpointertype,href,vmtreg);
  1867. { test validity of VMT }
  1868. if not(is_interface(objdef)) and
  1869. not(is_cppclass(objdef)) and
  1870. not(is_objc_class_or_protocol(objdef)) then
  1871. cg.g_maybe_testvmt(list,vmtreg,objdef);
  1872. end;
  1873. function getprocalign : shortint;
  1874. begin
  1875. { gprof uses 16 byte granularity }
  1876. if (cs_profile in current_settings.moduleswitches) then
  1877. result:=16
  1878. else
  1879. result:=current_settings.alignment.procalign;
  1880. end;
  1881. procedure gen_fpc_dummy(list : TAsmList);
  1882. begin
  1883. {$ifdef i386}
  1884. { fix me! }
  1885. list.concat(Taicpu.Op_const_reg(A_MOV,S_L,1,NR_EAX));
  1886. list.concat(Taicpu.Op_const(A_RET,S_W,12));
  1887. {$endif i386}
  1888. end;
  1889. procedure gen_load_frame_for_exceptfilter(list : TAsmList);
  1890. var
  1891. para: tparavarsym;
  1892. begin
  1893. para:=tparavarsym(current_procinfo.procdef.paras[0]);
  1894. if not (vo_is_parentfp in para.varoptions) then
  1895. InternalError(201201142);
  1896. if (para.paraloc[calleeside].location^.loc<>LOC_REGISTER) or
  1897. (para.paraloc[calleeside].location^.next<>nil) then
  1898. InternalError(201201143);
  1899. cg.a_load_reg_reg(list,OS_ADDR,OS_ADDR,para.paraloc[calleeside].location^.register,
  1900. NR_FRAME_POINTER_REG);
  1901. end;
  1902. end.