riscv64.inc 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280
  1. {
  2. This file is part of the Free Pascal run time library.
  3. Copyright (c) 2008 by the Free Pascal development team.
  4. Processor dependent implementation for the system unit for
  5. RiscV64
  6. See the file COPYING.FPC, included in this distribution,
  7. for details about the copyright.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
  11. **********************************************************************}
  12. { Common RiscV stuff }
  13. {$I ../riscv/riscv.inc}
  14. {****************************************************************************
  15. stack frame related stuff
  16. ****************************************************************************}
  17. {$IFNDEF INTERNAL_BACKTRACE}
  18. {$define FPC_SYSTEM_HAS_GET_FRAME}
  19. function get_frame:pointer;assembler;nostackframe;
  20. asm
  21. addi a0, fp, 0
  22. end;
  23. {$ENDIF not INTERNAL_BACKTRACE}
  24. {$define FPC_SYSTEM_HAS_GET_CALLER_ADDR}
  25. function get_caller_addr(framebp:pointer;addr:pointer=nil):pointer;assembler;
  26. asm
  27. ld a0, -8*1(a0)
  28. end;
  29. {$define FPC_SYSTEM_HAS_GET_CALLER_FRAME}
  30. function get_caller_frame(framebp:pointer;addr:pointer=nil):pointer;assembler;
  31. asm
  32. ld a0, -8*2(a0)
  33. end;
  34. {$define FPC_SYSTEM_HAS_SPTR}
  35. Function Sptr : pointer;assembler;nostackframe;
  36. asm
  37. addi a0, sp, 0
  38. end;
  39. {$ifdef VER3_2}
  40. function InterLockedDecrement (var Target: longint) : longint; assembler; nostackframe;
  41. {$else VER3_2}
  42. {$define FPC_SYSTEM_HAS_ATOMIC_DEC_32}
  43. function fpc_atomic_dec_32 (var Target: longint) : longint; assembler; nostackframe;
  44. {$endif VER3_2}
  45. asm
  46. {$ifdef CPURV_HAS_ATOMIC}
  47. addi a1, x0, -1
  48. amoadd.w a0, a1, (a0)
  49. addw a0, a0, a1
  50. {$else CPURV_HAS_ATOMIC}
  51. lw a1, 0(a0)
  52. addiw a1, a1, -1
  53. sw a1, 0(a0)
  54. addi a0, a1, 0
  55. {$endif CPURV_HAS_ATOMIC}
  56. end;
  57. {$ifdef VER3_2}
  58. function InterLockedIncrement (var Target: longint) : longint; assembler; nostackframe;
  59. {$else VER3_2}
  60. {$define FPC_SYSTEM_HAS_ATOMIC_INC_32}
  61. function fpc_atomic_inc_32 (var Target: longint) : longint; assembler; nostackframe;
  62. {$endif VER3_2}
  63. asm
  64. {$ifdef CPURV_HAS_ATOMIC}
  65. addi a1, x0, 1
  66. amoadd.w a0, a1, (a0)
  67. addw a0, a0, a1
  68. {$else CPURV_HAS_ATOMIC}
  69. lw a1, 0(a0)
  70. addiw a1, a1, 1
  71. sw a1, 0(a0)
  72. addi a0, a1, 0
  73. {$endif CPURV_HAS_ATOMIC}
  74. end;
  75. {$ifdef VER3_2}
  76. function InterLockedExchange (var Target: longint;Source : longint) : longint; assembler; nostackframe;
  77. {$else VER3_2}
  78. {$define FPC_SYSTEM_HAS_ATOMIC_XCHG_32}
  79. function fpc_atomic_xchg_32 (var Target: longint;Source : longint) : longint; assembler; nostackframe;
  80. {$endif VER3_2}
  81. asm
  82. {$ifdef CPURV_HAS_ATOMIC}
  83. amoswap.w a0, a1, (a0)
  84. {$else CPURV_HAS_ATOMIC}
  85. lw a2, 0(a0)
  86. sw a1, 0(a0)
  87. addi a0, a2, 0
  88. {$endif CPURV_HAS_ATOMIC}
  89. end;
  90. {$ifdef VER3_2}
  91. function InterlockedCompareExchange(var Target: longint; NewValue: longint; Comperand: longint): longint; assembler; nostackframe;
  92. {$else VER3_2}
  93. {$define FPC_SYSTEM_HAS_ATOMIC_CMP_XCHG_32}
  94. function fpc_atomic_cmp_xchg_32 (var Target: longint; NewValue: longint; Comparand: longint) : longint; assembler; nostackframe;
  95. {$endif VER3_2}
  96. asm
  97. {$ifdef CPURV_HAS_ATOMIC}
  98. .LLoop:
  99. lr.w a3, 0(a0)
  100. bne a3, a2, .LFail
  101. sc.w a4, a1, 0(a0)
  102. bne a4, x0, .LLoop
  103. .LFail:
  104. addi a0, a3, 0
  105. {$else CPURV_HAS_ATOMIC}
  106. lw a3, 0(a0)
  107. bne a3, a2, .LFail
  108. sw a1, 0(a0)
  109. .LFail:
  110. addi a0, a3, 0
  111. {$endif CPURV_HAS_ATOMIC}
  112. end;
  113. {$ifdef VER3_2}
  114. function InterLockedExchangeAdd (var Target: longint;Source : longint) : longint; assembler; nostackframe;
  115. {$else VER3_2}
  116. {$define FPC_SYSTEM_HAS_ATOMIC_ADD_32}
  117. function fpc_atomic_add_32 (var Target: longint;Value: longint) : longint; assembler; nostackframe;
  118. {$endif VER3_2}
  119. asm
  120. {$ifdef CPURV_HAS_ATOMIC}
  121. amoadd.w a0, a1, (a0)
  122. {$else CPURV_HAS_ATOMIC}
  123. lw a2, 0(a0)
  124. addw a2, a2, a1
  125. sw a2, 0(a0)
  126. addi a0, a2, 0
  127. {$endif CPURV_HAS_ATOMIC}
  128. end;
  129. {$ifdef VER3_2}
  130. function InterLockedDecrement64 (var Target: int64) : int64; assembler; nostackframe;
  131. {$else VER3_2}
  132. {$define FPC_SYSTEM_HAS_ATOMIC_DEC_64}
  133. function fpc_atomic_dec_64 (var Target: int64) : int64; assembler; nostackframe;
  134. {$endif VER3_2}
  135. asm
  136. {$ifdef CPURV_HAS_ATOMIC}
  137. addi a1, x0, -1
  138. amoadd.d a0, a1, (a0)
  139. add a0, a0, a1
  140. {$else CPURV_HAS_ATOMIC}
  141. ld a1, 0(a0)
  142. addi a1, a1, -1
  143. sd a1, 0(a0)
  144. addi a0, a1, 0
  145. {$endif CPURV_HAS_ATOMIC}
  146. end;
  147. {$ifdef VER3_2}
  148. function InterLockedIncrement64 (var Target: int64) : int64; assembler; nostackframe;
  149. {$else VER3_2}
  150. {$define FPC_SYSTEM_HAS_ATOMIC_INC_64}
  151. function fpc_atomic_inc_64 (var Target: int64) : int64; assembler; nostackframe;
  152. {$endif VER3_2}
  153. asm
  154. {$ifdef CPURV_HAS_ATOMIC}
  155. addi a1, x0, 1
  156. amoadd.d a0, a1, (a0)
  157. add a0, a0, a1
  158. {$else CPURV_HAS_ATOMIC}
  159. ld a1, 0(a0)
  160. addi a1, a1, 1
  161. sd a1, 0(a0)
  162. addi a0, a1, 0
  163. {$endif CPURV_HAS_ATOMIC}
  164. end;
  165. {$ifdef VER3_2}
  166. function InterLockedExchange64 (var Target: int64;Source : int64) : int64; assembler; nostackframe;
  167. {$else VER3_2}
  168. {$define FPC_SYSTEM_HAS_ATOMIC_XCHG_64}
  169. function fpc_atomic_xchg_64 (var Target: int64;Source : int64) : int64; assembler; nostackframe;
  170. {$endif VER3_2}
  171. asm
  172. {$ifdef CPURV_HAS_ATOMIC}
  173. amoswap.d a0, a1, (a0)
  174. {$else CPURV_HAS_ATOMIC}
  175. ld a2, 0(a0)
  176. sd a1, 0(a0)
  177. addi a0, a2, 0
  178. {$endif CPURV_HAS_ATOMIC}
  179. end;
  180. {$ifdef VER3_2}
  181. function InterlockedCompareExchange64(var Target: int64; NewValue: int64; Comperand: int64): int64; assembler; nostackframe;
  182. {$else VER3_2}
  183. {$define FPC_SYSTEM_HAS_ATOMIC_CMP_XCHG_64}
  184. function fpc_atomic_cmp_xchg_64 (var Target: int64; NewValue: int64; Comparand: int64) : int64; [public,alias:'FPC_ATOMIC_CMP_XCHG_64']; assembler; nostackframe;
  185. {$endif VER3_2}
  186. asm
  187. {$ifdef CPURV_HAS_ATOMIC}
  188. .LLoop:
  189. lr.d a3, 0(a0)
  190. bne a3, a2, .LFail
  191. sc.d a4, a1, 0(a0)
  192. bne a4, x0, .LLoop
  193. .LFail:
  194. addi a0, a3, 0
  195. {$else CPURV_HAS_ATOMIC}
  196. ld a3, 0(a0)
  197. bne a3, a2, .LFail
  198. sd a1, 0(a0)
  199. .LFail:
  200. addi a0, a3, 0
  201. {$endif CPURV_HAS_ATOMIC}
  202. end;
  203. {$ifdef VER3_2}
  204. function InterLockedExchangeAdd64 (var Target: int64;Source : int64) : int64; assembler; nostackframe;
  205. {$else VER3_2}
  206. {$define FPC_SYSTEM_HAS_ATOMIC_ADD_64}
  207. function fpc_atomic_add_64 (var Target: int64;Value : int64) : int64; assembler; nostackframe;
  208. {$endif VER3_2}
  209. asm
  210. {$ifdef CPURV_HAS_ATOMIC}
  211. amoadd.d a0, a1, (a0)
  212. {$else CPURV_HAS_ATOMIC}
  213. ld a2, 0(a0)
  214. add a2, a2, a1
  215. sd a2, 0(a0)
  216. addi a0, a2, 0
  217. {$endif CPURV_HAS_ATOMIC}
  218. end;
  219. {$define FPC_SYSTEM_HAS_DECLOCKED_LONGINT}
  220. function declocked(var l: longint) : boolean; inline;
  221. begin
  222. Result:=InterLockedDecrement(l) = 0;
  223. end;
  224. {$define FPC_SYSTEM_HAS_INCLOCKED_LONGINT}
  225. procedure inclocked(var l: longint); inline;
  226. begin
  227. InterLockedIncrement(l);
  228. end;
  229. {$define FPC_SYSTEM_HAS_DECLOCKED_INT64}
  230. function declocked(var l:int64):boolean;
  231. begin
  232. Result:=InterLockedDecrement64(l) = 0;
  233. end;
  234. {$define FPC_SYSTEM_HAS_INCLOCKED_INT64}
  235. procedure inclocked(var l:int64);
  236. begin
  237. InterLockedIncrement64(l);
  238. end;