cgcpu.pas 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. This unit implements the code generator for the RiscV64
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. ****************************************************************************
  16. }
  17. unit cgcpu;
  18. {$I fpcdefs.inc}
  19. interface
  20. uses
  21. globtype, symtype, symdef, symsym,
  22. cgbase, cgobj,cgrv,
  23. aasmbase, aasmcpu, aasmtai,aasmdata,
  24. cpubase, cpuinfo, cgutils, rgcpu,
  25. parabase;
  26. type
  27. tcgrv64 = class(tcgrv)
  28. procedure init_register_allocators; override;
  29. procedure done_register_allocators; override;
  30. { move instructions }
  31. procedure a_load_reg_reg(list: TAsmList; fromsize, tosize: tcgsize; reg1, reg2: tregister); override;
  32. procedure a_load_const_reg(list: TAsmList; size: tcgsize; a: tcgint; register: tregister); override;
  33. procedure g_overflowcheck(list: TAsmList; const Loc: tlocation; def: tdef); override;
  34. procedure g_proc_entry(list: TAsmList; localsize: longint; nostackframe: boolean); override;
  35. procedure g_proc_exit(list: TAsmList; parasize: longint; nostackframe: boolean); override;
  36. procedure g_concatcopy_move(list: tasmlist; const Source, dest: treference; len: tcgint);
  37. procedure g_concatcopy(list: TAsmList; const source, dest: treference; len: aint); override;
  38. end;
  39. procedure create_codegen;
  40. implementation
  41. uses
  42. sysutils, cclasses,
  43. globals, verbose, systems, cutils,
  44. symconst, fmodule, symtable,
  45. rgobj, tgobj, cpupi, procinfo, paramgr, cpupara;
  46. procedure tcgrv64.init_register_allocators;
  47. begin
  48. inherited init_register_allocators;
  49. rg[R_INTREGISTER]:=trgintcpu.create(R_INTREGISTER,R_SUBWHOLE,
  50. [RS_X10,RS_X11,RS_X12,RS_X13,RS_X14,RS_X15,RS_X16,RS_X17,
  51. RS_X31,RS_X30,RS_X29,RS_X28,
  52. RS_X5,RS_X6,RS_X7,
  53. RS_X3,RS_X4,
  54. RS_X9,RS_X27,RS_X26,RS_X25,RS_X24,RS_X23,RS_X22,
  55. RS_X21,RS_X20,RS_X19,RS_X18],first_int_imreg,[]);
  56. rg[R_FPUREGISTER]:=trgcpu.create(R_FPUREGISTER,R_SUBNONE,
  57. [RS_F10,RS_F11,RS_F12,RS_F13,RS_F14,RS_F15,RS_F16,RS_F17,
  58. RS_F0,RS_F1,RS_F2,RS_F3,RS_F4,RS_F5,RS_F6,RS_F7,
  59. RS_F28,RS_F29,RS_F30,RS_F31,
  60. RS_F8,RS_F9,
  61. RS_F27,
  62. RS_F26,RS_F25,RS_F24,RS_F23,RS_F22,RS_F21,RS_F20,RS_F19,RS_F18],first_fpu_imreg,[]);
  63. end;
  64. procedure tcgrv64.done_register_allocators;
  65. begin
  66. rg[R_INTREGISTER].free;
  67. rg[R_FPUREGISTER].free;
  68. inherited done_register_allocators;
  69. end;
  70. procedure tcgrv64.a_load_reg_reg(list: TAsmList; fromsize, tosize: tcgsize; reg1, reg2: tregister);
  71. var
  72. ai: taicpu;
  73. begin
  74. if (fromsize=tosize) or
  75. ((tcgsize2unsigned[fromsize]=tcgsize2unsigned[tosize]) and
  76. (tcgsize2unsigned[fromsize]=OS_64)) then
  77. begin
  78. ai:=taicpu.op_reg_reg_const(A_ADDI,reg2,reg1,0);
  79. list.concat(ai);
  80. rg[R_INTREGISTER].add_move_instruction(ai);
  81. end
  82. else if (fromsize=OS_S32) then
  83. list.Concat(taicpu.op_reg_reg_const(A_ADDIW,reg2,reg1,0))
  84. else if (fromsize=OS_8) then
  85. list.Concat(taicpu.op_reg_reg_const(A_ANDI,reg2,reg1,$FF))
  86. else
  87. begin
  88. if tcgsize2size[tosize]<tcgsize2size[fromsize] then
  89. fromsize:=tosize;
  90. if tcgsize2unsigned[fromsize]<>OS_64 then
  91. list.Concat(taicpu.op_reg_reg_const(A_SLLI,reg2,reg1,8*(8-tcgsize2size[fromsize])))
  92. else
  93. a_load_reg_reg(list,fromsize,fromsize,reg1,reg2);
  94. if tcgsize2unsigned[fromsize]=fromsize then
  95. list.Concat(taicpu.op_reg_reg_const(A_SRLI,reg2,reg2,8*(8-tcgsize2size[fromsize])))
  96. else
  97. list.Concat(taicpu.op_reg_reg_const(A_SRAI,reg2,reg2,8*(8-tcgsize2size[fromsize])));
  98. end;
  99. end;
  100. procedure tcgrv64.a_load_const_reg(list: TAsmList; size: tcgsize; a: tcgint; register: tregister);
  101. var
  102. l: TAsmLabel;
  103. hr: treference;
  104. begin
  105. if a=0 then
  106. a_load_reg_reg(list,size,size,NR_X0,register)
  107. else
  108. begin
  109. if is_imm12(a) then
  110. list.concat(taicpu.op_reg_reg_const(A_ADDI,register,NR_X0,a))
  111. else if is_lui_imm(a) then
  112. list.concat(taicpu.op_reg_const(A_LUI,register,(a shr 12) and $FFFFF))
  113. else if sarlongint(a shl 32,32)=a then
  114. begin
  115. if (a and $800)<>0 then
  116. list.concat(taicpu.op_reg_const(A_LUI,register,((a shr 12)+1) and $FFFFF))
  117. else
  118. list.concat(taicpu.op_reg_const(A_LUI,register,(a shr 12) and $FFFFF));
  119. list.concat(taicpu.op_reg_reg_const(A_ADDIW,register,register,SarSmallint(a shl 4,4)));
  120. end
  121. else
  122. begin
  123. reference_reset(hr,4,[]);
  124. current_asmdata.getjumplabel(l);
  125. current_procinfo.aktlocaldata.Concat(cai_align.Create(8));
  126. cg.a_label(current_procinfo.aktlocaldata,l);
  127. hr.symboldata:=current_procinfo.aktlocaldata.last;
  128. current_procinfo.aktlocaldata.concat(tai_const.Create_64bit(a));
  129. hr.symbol:=l;
  130. hr.refaddr:=addr_pcrel_hi20;
  131. current_asmdata.getjumplabel(l);
  132. a_label(list,l);
  133. list.concat(taicpu.op_reg_ref(A_AUIPC,register,hr));
  134. reference_reset_symbol(hr,l,0,0,[]);
  135. hr.refaddr:=addr_pcrel_lo12;
  136. hr.base:=register;
  137. list.concat(taicpu.op_reg_ref(A_LD,register,hr));
  138. end;
  139. end;
  140. end;
  141. procedure tcgrv64.g_overflowcheck(list: TAsmList; const Loc: tlocation; def: tdef);
  142. begin
  143. end;
  144. procedure tcgrv64.g_proc_entry(list: TAsmList; localsize: longint; nostackframe: boolean);
  145. var
  146. regs, fregs: tcpuregisterset;
  147. r: TSuperRegister;
  148. href: treference;
  149. stackcount: longint;
  150. begin
  151. if not(nostackframe) then
  152. begin
  153. a_reg_alloc(list,NR_STACK_POINTER_REG);
  154. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  155. a_reg_alloc(list,NR_FRAME_POINTER_REG);
  156. reference_reset_base(href,NR_STACK_POINTER_REG,-8,ctempposinvalid,0,[]);
  157. { Int registers }
  158. regs:=rg[R_INTREGISTER].used_in_proc-paramanager.get_volatile_registers_int(pocall_stdcall);
  159. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  160. regs:=regs+[RS_FRAME_POINTER_REG,RS_RETURN_ADDRESS_REG];
  161. if (pi_do_call in current_procinfo.flags) then
  162. regs:=regs+[RS_RETURN_ADDRESS_REG];
  163. stackcount:=0;
  164. for r:=RS_X0 to RS_X31 do
  165. if r in regs then
  166. inc(stackcount,8);
  167. { Float registers }
  168. fregs:=rg[R_FPUREGISTER].used_in_proc-paramanager.get_volatile_registers_fpu(pocall_stdcall);
  169. for r:=RS_F0 to RS_F31 do
  170. if r in fregs then
  171. inc(stackcount,8);
  172. inc(localsize,stackcount);
  173. if not is_imm12(-localsize) then
  174. begin
  175. if not (RS_RETURN_ADDRESS_REG in regs) then
  176. begin
  177. include(regs,RS_RETURN_ADDRESS_REG);
  178. inc(localsize,8);
  179. end;
  180. end;
  181. stackcount:=0;
  182. for r:=RS_X0 to RS_X31 do
  183. if r in regs then
  184. begin
  185. list.concat(taicpu.op_reg_ref(A_SD,newreg(R_INTREGISTER,r,R_SUBWHOLE),href));
  186. dec(href.offset,8);
  187. end;
  188. { Float registers }
  189. for r:=RS_F0 to RS_F31 do
  190. if r in fregs then
  191. begin
  192. list.concat(taicpu.op_reg_ref(A_FSD,newreg(R_FPUREGISTER,r,R_SUBWHOLE),href));
  193. dec(href.offset,8);
  194. end;
  195. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  196. list.concat(taicpu.op_reg_reg_const(A_ADDI,NR_FRAME_POINTER_REG,NR_STACK_POINTER_REG,0));
  197. if localsize>0 then
  198. begin
  199. localsize:=align(localsize,8);
  200. if is_imm12(-localsize) then
  201. list.concat(taicpu.op_reg_reg_const(A_ADDI,NR_STACK_POINTER_REG,NR_STACK_POINTER_REG,-localsize))
  202. else
  203. begin
  204. a_load_const_reg(list,OS_INT,localsize,NR_RETURN_ADDRESS_REG);
  205. list.concat(taicpu.op_reg_reg_reg(A_SUB,NR_STACK_POINTER_REG,NR_STACK_POINTER_REG,NR_RETURN_ADDRESS_REG));
  206. end;
  207. end;
  208. end;
  209. end;
  210. procedure tcgrv64.g_proc_exit(list: TAsmList; parasize: longint; nostackframe: boolean);
  211. var
  212. r: tsuperregister;
  213. regs, fregs: tcpuregisterset;
  214. stackcount, localsize: longint;
  215. href: treference;
  216. begin
  217. if not(nostackframe) then
  218. begin
  219. regs:=rg[R_INTREGISTER].used_in_proc-paramanager.get_volatile_registers_int(pocall_stdcall);
  220. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  221. regs:=regs+[RS_FRAME_POINTER_REG,RS_RETURN_ADDRESS_REG];
  222. if (pi_do_call in current_procinfo.flags) then
  223. regs:=regs+[RS_RETURN_ADDRESS_REG];
  224. stackcount:=0;
  225. reference_reset_base(href,NR_STACK_POINTER_REG,-8,ctempposinvalid,0,[]);
  226. for r:=RS_X31 downto RS_X0 do
  227. if r in regs then
  228. dec(href.offset,8);
  229. { Float registers }
  230. fregs:=rg[R_FPUREGISTER].used_in_proc-paramanager.get_volatile_registers_fpu(pocall_stdcall);
  231. for r:=RS_F0 to RS_F31 do
  232. if r in fregs then
  233. dec(stackcount,8);
  234. localsize:=current_procinfo.calc_stackframe_size+(-href.offset-8);
  235. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  236. list.concat(taicpu.op_reg_reg_const(A_ADDI,NR_STACK_POINTER_REG,NR_FRAME_POINTER_REG,0))
  237. else if localsize>0 then
  238. begin
  239. localsize:=align(localsize,8);
  240. if is_imm12(localsize) then
  241. list.concat(taicpu.op_reg_reg_const(A_ADDI,NR_STACK_POINTER_REG,NR_STACK_POINTER_REG,localsize))
  242. else
  243. begin
  244. if not (RS_RETURN_ADDRESS_REG in regs) then
  245. begin
  246. include(regs,RS_RETURN_ADDRESS_REG);
  247. dec(href.offset,8);
  248. inc(localsize,8);
  249. end;
  250. a_load_const_reg(list,OS_INT,localsize,NR_RETURN_ADDRESS_REG);
  251. list.concat(taicpu.op_reg_reg_reg(A_ADD,NR_STACK_POINTER_REG,NR_STACK_POINTER_REG,NR_RETURN_ADDRESS_REG));
  252. end;
  253. end;
  254. { Float registers }
  255. for r:=RS_F31 downto RS_F0 do
  256. if r in fregs then
  257. begin
  258. inc(href.offset,8);
  259. list.concat(taicpu.op_reg_ref(A_FLD,newreg(R_FPUREGISTER,r,R_SUBWHOLE),href));
  260. end;
  261. for r:=RS_X31 downto RS_X0 do
  262. if r in regs then
  263. begin
  264. inc(href.offset,8);
  265. list.concat(taicpu.op_reg_ref(A_LD,newreg(R_INTREGISTER,r,R_SUBWHOLE),href));
  266. inc(stackcount);
  267. end;
  268. end;
  269. list.concat(taicpu.op_reg_reg(A_JALR,NR_X0,NR_RETURN_ADDRESS_REG));
  270. end;
  271. procedure tcgrv64.g_concatcopy_move(list: tasmlist; const Source, dest: treference; len: tcgint);
  272. var
  273. paraloc1, paraloc2, paraloc3: TCGPara;
  274. pd: tprocdef;
  275. begin
  276. pd:=search_system_proc('MOVE');
  277. paraloc1.init;
  278. paraloc2.init;
  279. paraloc3.init;
  280. paramanager.getintparaloc(list, pd, 1, paraloc1);
  281. paramanager.getintparaloc(list, pd, 2, paraloc2);
  282. paramanager.getintparaloc(list, pd, 3, paraloc3);
  283. a_load_const_cgpara(list, OS_SINT, len, paraloc3);
  284. a_loadaddr_ref_cgpara(list, dest, paraloc2);
  285. a_loadaddr_ref_cgpara(list, Source, paraloc1);
  286. paramanager.freecgpara(list, paraloc3);
  287. paramanager.freecgpara(list, paraloc2);
  288. paramanager.freecgpara(list, paraloc1);
  289. alloccpuregisters(list, R_INTREGISTER, paramanager.get_volatile_registers_int(pocall_default));
  290. alloccpuregisters(list, R_FPUREGISTER, paramanager.get_volatile_registers_fpu(pocall_default));
  291. a_call_name(list, 'FPC_MOVE', false);
  292. dealloccpuregisters(list, R_FPUREGISTER, paramanager.get_volatile_registers_fpu(pocall_default));
  293. dealloccpuregisters(list, R_INTREGISTER, paramanager.get_volatile_registers_int(pocall_default));
  294. paraloc3.done;
  295. paraloc2.done;
  296. paraloc1.done;
  297. end;
  298. procedure tcgrv64.g_concatcopy(list: TAsmList; const source, dest: treference; len: aint);
  299. var
  300. tmpreg1, hreg, countreg: TRegister;
  301. src, dst, src2, dst2: TReference;
  302. lab: tasmlabel;
  303. Count, count2: aint;
  304. function reference_is_reusable(const ref: treference): boolean;
  305. begin
  306. result:=(ref.base<>NR_NO) and (ref.index=NR_NO) and
  307. (ref.symbol=nil) and
  308. is_imm12(ref.offset);
  309. end;
  310. begin
  311. src2:=source;
  312. fixref(list,src2);
  313. dst2:=dest;
  314. fixref(list,dst2);
  315. if len > high(longint) then
  316. internalerror(2002072704);
  317. { A call (to FPC_MOVE) requires the outgoing parameter area to be properly
  318. allocated on stack. This can only be done before tmipsprocinfo.set_first_temp_offset,
  319. i.e. before secondpass. Other internal procedures request correct stack frame
  320. by setting pi_do_call during firstpass, but for this particular one it is impossible.
  321. Therefore, if the current procedure is a leaf one, we have to leave it that way. }
  322. { anybody wants to determine a good value here :)? }
  323. if (len > 100) and
  324. assigned(current_procinfo) and
  325. (pi_do_call in current_procinfo.flags) then
  326. g_concatcopy_move(list, src2, dst2, len)
  327. else
  328. begin
  329. Count := len div 4;
  330. if (count<=4) and reference_is_reusable(src2) then
  331. src:=src2
  332. else
  333. begin
  334. reference_reset(src,sizeof(aint),[]);
  335. { load the address of src2 into src.base }
  336. src.base := GetAddressRegister(list);
  337. a_loadaddr_ref_reg(list, src2, src.base);
  338. end;
  339. if (count<=4) and reference_is_reusable(dst2) then
  340. dst:=dst2
  341. else
  342. begin
  343. reference_reset(dst,sizeof(aint),[]);
  344. { load the address of dst2 into dst.base }
  345. dst.base := GetAddressRegister(list);
  346. a_loadaddr_ref_reg(list, dst2, dst.base);
  347. end;
  348. { generate a loop }
  349. if Count > 4 then
  350. begin
  351. countreg := GetIntRegister(list, OS_INT);
  352. tmpreg1 := GetIntRegister(list, OS_INT);
  353. a_load_const_reg(list, OS_INT, Count, countreg);
  354. current_asmdata.getjumplabel(lab);
  355. a_label(list, lab);
  356. list.concat(taicpu.op_reg_ref(A_LW, tmpreg1, src));
  357. list.concat(taicpu.op_reg_ref(A_SW, tmpreg1, dst));
  358. list.concat(taicpu.op_reg_reg_const(A_ADDI, src.base, src.base, 4));
  359. list.concat(taicpu.op_reg_reg_const(A_ADDI, dst.base, dst.base, 4));
  360. list.concat(taicpu.op_reg_reg_const(A_ADDI, countreg, countreg, -1));
  361. a_cmp_reg_reg_label(list,OS_INT,OC_GT,NR_X0,countreg,lab);
  362. len := len mod 4;
  363. end;
  364. { unrolled loop }
  365. Count := len div 4;
  366. if Count > 0 then
  367. begin
  368. tmpreg1 := GetIntRegister(list, OS_INT);
  369. for count2 := 1 to Count do
  370. begin
  371. list.concat(taicpu.op_reg_ref(A_LW, tmpreg1, src));
  372. list.concat(taicpu.op_reg_ref(A_SW, tmpreg1, dst));
  373. Inc(src.offset, 4);
  374. Inc(dst.offset, 4);
  375. end;
  376. len := len mod 4;
  377. end;
  378. if (len and 4) <> 0 then
  379. begin
  380. hreg := GetIntRegister(list, OS_INT);
  381. a_load_ref_reg(list, OS_32, OS_32, src, hreg);
  382. a_load_reg_ref(list, OS_32, OS_32, hreg, dst);
  383. Inc(src.offset, 4);
  384. Inc(dst.offset, 4);
  385. end;
  386. { copy the leftovers }
  387. if (len and 2) <> 0 then
  388. begin
  389. hreg := GetIntRegister(list, OS_INT);
  390. a_load_ref_reg(list, OS_16, OS_16, src, hreg);
  391. a_load_reg_ref(list, OS_16, OS_16, hreg, dst);
  392. Inc(src.offset, 2);
  393. Inc(dst.offset, 2);
  394. end;
  395. if (len and 1) <> 0 then
  396. begin
  397. hreg := GetIntRegister(list, OS_INT);
  398. a_load_ref_reg(list, OS_8, OS_8, src, hreg);
  399. a_load_reg_ref(list, OS_8, OS_8, hreg, dst);
  400. end;
  401. end;
  402. end;
  403. procedure create_codegen;
  404. begin
  405. cg := tcgrv64.create;
  406. cg128:=tcg128.create;
  407. end;
  408. end.