| .. |
|
aasmcpu.pas
|
208c2cce52
* fix case table detection for thumb
|
%!s(int64=7) %!d(string=hai) anos |
|
agarmgas.pas
|
dbb91b5ef0
arm-netbsd: added platform define and dummy rtl files so the build passes for this platform. port not functional yet
|
%!s(int64=7) %!d(string=hai) anos |
|
aoptcpu.pas
|
09a8cafcd7
Restricted MlaCmp>Mlas optimization to only work in ARM mode.
|
%!s(int64=8) %!d(string=hai) anos |
|
aoptcpub.pas
|
d37e72dbf9
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
%!s(int64=11) %!d(string=hai) anos |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
%!s(int64=20) %!d(string=hai) anos |
|
armatt.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
%!s(int64=10) %!d(string=hai) anos |
|
armatts.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
%!s(int64=10) %!d(string=hai) anos |
|
armins.dat
|
c3a0a4e252
+ support fmrrd/fmdrr, resolves #32398
|
%!s(int64=8) %!d(string=hai) anos |
|
armnop.inc
|
c3a0a4e252
+ support fmrrd/fmdrr, resolves #32398
|
%!s(int64=8) %!d(string=hai) anos |
|
armop.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
%!s(int64=10) %!d(string=hai) anos |
|
armreg.dat
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
armtab.inc
|
c3a0a4e252
+ support fmrrd/fmdrr, resolves #32398
|
%!s(int64=8) %!d(string=hai) anos |
|
cgcpu.pas
|
d69ad8fa41
* removed temppos field again from parameter locations: they're not allocated
|
%!s(int64=7) %!d(string=hai) anos |
|
cpubase.pas
|
518cdf9674
* replaced the saved_XXX_registers arrays with virtual methods inside
|
%!s(int64=7) %!d(string=hai) anos |
|
cpuelf.pas
|
dbb91b5ef0
arm-netbsd: added platform define and dummy rtl files so the build passes for this platform. port not functional yet
|
%!s(int64=7) %!d(string=hai) anos |
|
cpuinfo.pas
|
5b755661d8
+ patch by Simon Ameis: adds all the STM32F091* microcontroller units to the list of supported ARM MCUs, resolves issue #32484
|
%!s(int64=8) %!d(string=hai) anos |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
%!s(int64=9) %!d(string=hai) anos |
|
cpupara.pas
|
518cdf9674
* replaced the saved_XXX_registers arrays with virtual methods inside
|
%!s(int64=7) %!d(string=hai) anos |
|
cpupi.pas
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
%!s(int64=9) %!d(string=hai) anos |
|
cputarg.pas
|
86940dfb32
AROS: added arm-aros target to compiler and fpcmake
|
%!s(int64=9) %!d(string=hai) anos |
|
hlcgcpu.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
%!s(int64=7) %!d(string=hai) anos |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
%!s(int64=13) %!d(string=hai) anos |
|
narmadd.pas
|
e1546303f8
+ enable use of vfma and friends on arm when doing fastmath optimizations
|
%!s(int64=9) %!d(string=hai) anos |
|
narmcal.pas
|
f5f895e2a3
syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed
|
%!s(int64=9) %!d(string=hai) anos |
|
narmcnv.pas
|
c961c72c30
* tarmtypeconvnode.first_int_to_real should call the generic method in the parent class, if soft fpu code is generated, resolves #31350
|
%!s(int64=9) %!d(string=hai) anos |
|
narmcon.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
%!s(int64=9) %!d(string=hai) anos |
|
narminl.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
%!s(int64=7) %!d(string=hai) anos |
|
narmmat.pas
|
71e71ad267
* fix currency division on non x86 32 bit targets
|
%!s(int64=7) %!d(string=hai) anos |
|
narmmem.pas
|
d6de2c03cb
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
%!s(int64=11) %!d(string=hai) anos |
|
narmset.pas
|
95094e9a8f
* Removed unused vars.
|
%!s(int64=8) %!d(string=hai) anos |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
%!s(int64=19) %!d(string=hai) anos |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
%!s(int64=15) %!d(string=hai) anos |
|
raarmgas.pas
|
1b66995754
* factored out check to determine whether a variable can be subscripted in
|
%!s(int64=8) %!d(string=hai) anos |
|
rarmcon.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmdwa.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmnor.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmnum.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmrni.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmsri.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmsta.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmstd.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rarmsup.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
%!s(int64=11) %!d(string=hai) anos |
|
rgcpu.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
%!s(int64=7) %!d(string=hai) anos |
|
symcpu.pas
|
657aa06360
arm: arm-aros syscall support
|
%!s(int64=9) %!d(string=hai) anos |
Jonas Maebe
d69ad8fa41
* removed temppos field again from parameter locations: they're not allocated