| .. |
|
aasmcpu.pas
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
agarmgas.pas
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
aoptcpu.pas
|
515774b864
* merged armthum branch
|
16 years ago |
|
aoptcpub.pas
|
f1976eda5c
Merged revisions 2782 via svnmerge from
|
19 years ago |
|
aoptcpuc.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
armatt.inc
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
armatts.inc
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
armins.dat
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
armnop.inc
|
c5816c500a
+ support for nop, msr and mrs instructions
|
16 years ago |
|
armop.inc
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
armreg.dat
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
armtab.inc
|
c5816c500a
+ support for nop, msr and mrs instructions
|
16 years ago |
|
cgcpu.pas
|
8bff2a0de4
* patch by Jeppe Johansen to fix thumb2 epilog generation, resolves #18392
|
14 years ago |
|
cpubase.pas
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
cpuinfo.pas
|
3ce9ff93f1
+ patch by Jeppe Johansen to support automatic interrupt table generation by using the interrupt directive with an offset. Not activated yet because it requires to change also the startup code of the different mcus.
|
14 years ago |
|
cpunode.pas
|
0c675a4039
* the objc1 unit has been renamed to objc
|
16 years ago |
|
cpupara.pas
|
07bf44517c
* Merged XPCom branch into trunk, added support for constref and changed
|
15 years ago |
|
cpupi.pas
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
cputarg.pas
|
afa14de20d
+ some generic changes preparing for darwin/arm support
|
17 years ago |
|
itcpugas.pas
|
9452e2a91f
+ added all used instructions to armins.dat
|
20 years ago |
|
narmadd.pas
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
narmcal.pas
|
283018a3bf
* changed tprocdef.funcretloc[] from a tlocation into a tcgpara so it can
|
15 years ago |
|
narmcnv.pas
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
narmcon.pas
|
0d57bba4c9
* fixed ARM and MIPS compilation after r14912
|
15 years ago |
|
narminl.pas
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
narmmat.pas
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
narmset.pas
|
7d459cf12a
* the compiler now explicitly keeps track of the minimally guaranteed
|
16 years ago |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 years ago |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 years ago |
|
raarmgas.pas
|
bbf0e35a51
+ Support for ARM CPS/CPSIE/CPSID instructions and mode flag bitfield
|
14 years ago |
|
rarmcon.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmdwa.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmnor.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmnum.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmrni.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmsri.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmsta.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmstd.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rarmsup.inc
|
d1538ab023
o added ARM VPFv2/VFPv3 support:
|
15 years ago |
|
rgcpu.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 years ago |
florian
3ce9ff93f1
+ patch by Jeppe Johansen to support automatic interrupt table generation by using the interrupt directive with an offset. Not activated yet because it requires to change also the startup code of the different mcus.