cgcpu.pas 57 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658
  1. {
  2. Copyright (c) 2008 by Florian Klaempfl
  3. Member of the Free Pascal development team
  4. This unit implements the code generator for the AVR
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit cgcpu;
  19. {$i fpcdefs.inc}
  20. interface
  21. uses
  22. globtype,symtype,symdef,
  23. cgbase,cgutils,cgobj,
  24. aasmbase,aasmcpu,aasmtai,aasmdata,
  25. parabase,
  26. cpubase,cpuinfo,node,cg64f32,rgcpu;
  27. type
  28. { tcgavr }
  29. tcgavr = class(tcg)
  30. { true, if the next arithmetic operation should modify the flags }
  31. cgsetflags : boolean;
  32. procedure init_register_allocators;override;
  33. procedure done_register_allocators;override;
  34. function getintregister(list:TAsmList;size:Tcgsize):Tregister;override;
  35. function getaddressregister(list:TAsmList):TRegister;override;
  36. procedure a_load_const_cgpara(list : TAsmList;size : tcgsize;a : aint;const paraloc : TCGPara);override;
  37. procedure a_load_ref_cgpara(list : TAsmList;size : tcgsize;const r : treference;const paraloc : TCGPara);override;
  38. procedure a_loadaddr_ref_cgpara(list : TAsmList;const r : treference;const paraloc : TCGPara);override;
  39. procedure a_call_name(list : TAsmList;const s : string; weak: boolean);override;
  40. procedure a_call_reg(list : TAsmList;reg: tregister);override;
  41. procedure a_call_ref(list : TAsmList;ref: treference);override;
  42. procedure a_op_const_reg(list : TAsmList; Op: TOpCG; size: TCGSize; a: aint; reg: TRegister); override;
  43. procedure a_op_reg_reg(list : TAsmList; Op: TOpCG; size: TCGSize; src, dst: TRegister); override;
  44. { move instructions }
  45. procedure a_load_const_reg(list : TAsmList; size: tcgsize; a : aint;reg : tregister);override;
  46. procedure a_load_reg_ref(list : TAsmList; fromsize, tosize: tcgsize; reg : tregister;const ref : treference);override;
  47. procedure a_load_ref_reg(list : TAsmList; fromsize, tosize : tcgsize;const Ref : treference;reg : tregister);override;
  48. procedure a_load_reg_reg(list : TAsmList; fromsize, tosize : tcgsize;reg1,reg2 : tregister);override;
  49. { comparison operations }
  50. procedure a_cmp_const_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;a : aint;reg : tregister;
  51. l : tasmlabel);override;
  52. procedure a_cmp_reg_reg_label(list : TAsmList;size : tcgsize;cmp_op : topcmp;reg1,reg2 : tregister;l : tasmlabel); override;
  53. procedure a_jmp_name(list : TAsmList;const s : string); override;
  54. procedure a_jmp_always(list : TAsmList;l: tasmlabel); override;
  55. procedure a_jmp_flags(list : TAsmList;const f : TResFlags;l: tasmlabel); override;
  56. procedure g_flags2reg(list: TAsmList; size: TCgSize; const f: TResFlags; reg: TRegister); override;
  57. procedure g_proc_entry(list : TAsmList;localsize : longint;nostackframe:boolean);override;
  58. procedure g_proc_exit(list : TAsmList;parasize : longint;nostackframe:boolean); override;
  59. procedure a_loadaddr_ref_reg(list : TAsmList;const ref : treference;r : tregister);override;
  60. procedure g_concatcopy(list : TAsmList;const source,dest : treference;len : aint);override;
  61. procedure g_concatcopy_move(list : TAsmList;const source,dest : treference;len : aint);
  62. procedure g_overflowcheck(list: TAsmList; const l: tlocation; def: tdef); override;
  63. procedure g_save_registers(list : TAsmList);override;
  64. procedure g_restore_registers(list : TAsmList);override;
  65. procedure a_jmp_cond(list : TAsmList;cond : TOpCmp;l: tasmlabel);
  66. procedure fixref(list : TAsmList;var ref : treference);
  67. function normalize_ref(list : TAsmList;ref : treference;
  68. tmpreg : tregister) : treference;
  69. procedure g_intf_wrapper(list: TAsmList; procdef: tprocdef; const labelname: string; ioffset: longint);override;
  70. procedure emit_mov(list: TAsmList;reg2: tregister; reg1: tregister);
  71. procedure a_adjust_sp(list: TAsmList; value: longint);
  72. function GetLoad(const ref : treference) : tasmop;
  73. function GetStore(const ref: treference): tasmop;
  74. end;
  75. tcg64favr = class(tcg64f32)
  76. procedure a_op64_reg_reg(list : TAsmList;op:TOpCG;size : tcgsize;regsrc,regdst : tregister64);override;
  77. procedure a_op64_const_reg(list : TAsmList;op:TOpCG;size : tcgsize;value : int64;reg : tregister64);override;
  78. end;
  79. procedure create_codegen;
  80. const
  81. TOpCG2AsmOp: Array[topcg] of TAsmOp = (A_NONE,A_MOV,A_ADD,A_AND,A_NONE,
  82. A_NONE,A_MUL,A_MULS,A_NEG,A_COM,A_OR,
  83. A_ASR,A_LSL,A_LSR,A_SUB,A_EOR,A_ROL,A_ROR);
  84. implementation
  85. uses
  86. globals,verbose,systems,cutils,
  87. fmodule,
  88. symconst,symsym,
  89. tgobj,
  90. procinfo,cpupi,
  91. paramgr;
  92. procedure tcgavr.init_register_allocators;
  93. begin
  94. inherited init_register_allocators;
  95. rg[R_INTREGISTER]:=trgintcpu.create(R_INTREGISTER,R_SUBWHOLE,
  96. [RS_R8,RS_R9,
  97. RS_R10,RS_R11,RS_R12,RS_R13,RS_R14,RS_R15,RS_R16,RS_R17,RS_R18,RS_R19,
  98. RS_R20,RS_R21,RS_R22,RS_R23,RS_R24,RS_R25,
  99. RS_R2,RS_R3,RS_R4,RS_R5,RS_R6,RS_R7],first_int_imreg,[]);
  100. { rg[R_ADDRESSREGISTER]:=trgintcpu.create(R_ADDRESSREGISTER,R_SUBWHOLE,
  101. [RS_R26,RS_R30],first_int_imreg,[]); }
  102. end;
  103. procedure tcgavr.done_register_allocators;
  104. begin
  105. rg[R_INTREGISTER].free;
  106. // rg[R_ADDRESSREGISTER].free;
  107. inherited done_register_allocators;
  108. end;
  109. function tcgavr.getintregister(list: TAsmList; size: Tcgsize): Tregister;
  110. var
  111. tmp1,tmp2,tmp3 : TRegister;
  112. begin
  113. case size of
  114. OS_8,OS_S8:
  115. Result:=inherited getintregister(list, size);
  116. OS_16,OS_S16:
  117. begin
  118. Result:=inherited getintregister(list, OS_8);
  119. { ensure that the high register can be retrieved by
  120. GetNextReg
  121. }
  122. if inherited getintregister(list, OS_8)<>GetNextReg(Result) then
  123. internalerror(2011021331);
  124. end;
  125. OS_32,OS_S32:
  126. begin
  127. Result:=inherited getintregister(list, OS_8);
  128. tmp1:=inherited getintregister(list, OS_8);
  129. { ensure that the high register can be retrieved by
  130. GetNextReg
  131. }
  132. if tmp1<>GetNextReg(Result) then
  133. internalerror(2011021332);
  134. tmp2:=inherited getintregister(list, OS_8);
  135. { ensure that the upper register can be retrieved by
  136. GetNextReg
  137. }
  138. if tmp2<>GetNextReg(tmp1) then
  139. internalerror(2011021333);
  140. tmp3:=inherited getintregister(list, OS_8);
  141. { ensure that the upper register can be retrieved by
  142. GetNextReg
  143. }
  144. if tmp3<>GetNextReg(tmp2) then
  145. internalerror(2011021334);
  146. end;
  147. else
  148. internalerror(2011021330);
  149. end;
  150. end;
  151. function tcgavr.getaddressregister(list: TAsmList): TRegister;
  152. begin
  153. Result:=getintregister(list,OS_ADDR);
  154. end;
  155. procedure tcgavr.a_load_const_cgpara(list : TAsmList;size : tcgsize;a : aint;const paraloc : TCGPara);
  156. var
  157. ref: treference;
  158. begin
  159. paraloc.check_simple_location;
  160. paramanager.allocparaloc(list,paraloc.location);
  161. case paraloc.location^.loc of
  162. LOC_REGISTER,LOC_CREGISTER:
  163. a_load_const_reg(list,size,a,paraloc.location^.register);
  164. LOC_REFERENCE:
  165. begin
  166. reference_reset(ref,paraloc.alignment);
  167. ref.base:=paraloc.location^.reference.index;
  168. ref.offset:=paraloc.location^.reference.offset;
  169. a_load_const_ref(list,size,a,ref);
  170. end;
  171. else
  172. internalerror(2002081101);
  173. end;
  174. end;
  175. procedure tcgavr.a_load_ref_cgpara(list : TAsmList;size : tcgsize;const r : treference;const paraloc : TCGPara);
  176. var
  177. tmpref, ref: treference;
  178. location: pcgparalocation;
  179. sizeleft: aint;
  180. begin
  181. location := paraloc.location;
  182. tmpref := r;
  183. sizeleft := paraloc.intsize;
  184. while assigned(location) do
  185. begin
  186. paramanager.allocparaloc(list,location);
  187. case location^.loc of
  188. LOC_REGISTER,LOC_CREGISTER:
  189. a_load_ref_reg(list,location^.size,location^.size,tmpref,location^.register);
  190. LOC_REFERENCE:
  191. begin
  192. reference_reset_base(ref,location^.reference.index,location^.reference.offset,paraloc.alignment);
  193. { doubles in softemu mode have a strange order of registers and references }
  194. if location^.size=OS_32 then
  195. g_concatcopy(list,tmpref,ref,4)
  196. else
  197. begin
  198. g_concatcopy(list,tmpref,ref,sizeleft);
  199. if assigned(location^.next) then
  200. internalerror(2005010710);
  201. end;
  202. end;
  203. LOC_VOID:
  204. begin
  205. // nothing to do
  206. end;
  207. else
  208. internalerror(2002081103);
  209. end;
  210. inc(tmpref.offset,tcgsize2size[location^.size]);
  211. dec(sizeleft,tcgsize2size[location^.size]);
  212. location := location^.next;
  213. end;
  214. end;
  215. procedure tcgavr.a_loadaddr_ref_cgpara(list : TAsmList;const r : treference;const paraloc : TCGPara);
  216. var
  217. ref: treference;
  218. tmpreg: tregister;
  219. begin
  220. paraloc.check_simple_location;
  221. paramanager.allocparaloc(list,paraloc.location);
  222. case paraloc.location^.loc of
  223. LOC_REGISTER,LOC_CREGISTER:
  224. a_loadaddr_ref_reg(list,r,paraloc.location^.register);
  225. LOC_REFERENCE:
  226. begin
  227. reference_reset(ref,paraloc.alignment);
  228. ref.base := paraloc.location^.reference.index;
  229. ref.offset := paraloc.location^.reference.offset;
  230. tmpreg := getintregister(list,OS_ADDR);
  231. a_loadaddr_ref_reg(list,r,tmpreg);
  232. a_load_reg_ref(list,OS_ADDR,OS_ADDR,tmpreg,ref);
  233. end;
  234. else
  235. internalerror(2002080701);
  236. end;
  237. end;
  238. procedure tcgavr.a_call_name(list : TAsmList;const s : string; weak: boolean);
  239. begin
  240. list.concat(taicpu.op_sym(A_RCALL,current_asmdata.RefAsmSymbol(s)));
  241. {
  242. the compiler does not properly set this flag anymore in pass 1, and
  243. for now we only need it after pass 2 (I hope) (JM)
  244. if not(pi_do_call in current_procinfo.flags) then
  245. internalerror(2003060703);
  246. }
  247. include(current_procinfo.flags,pi_do_call);
  248. end;
  249. procedure tcgavr.a_call_reg(list : TAsmList;reg: tregister);
  250. begin
  251. a_reg_alloc(list,NR_ZLO);
  252. a_reg_alloc(list,NR_ZHI);
  253. list.concat(taicpu.op_reg_reg(A_MOV,NR_ZLO,reg));
  254. list.concat(taicpu.op_reg_reg(A_MOV,NR_ZHI,GetHigh(reg)));
  255. list.concat(taicpu.op_none(A_ICALL));
  256. a_reg_dealloc(list,NR_ZLO);
  257. a_reg_dealloc(list,NR_ZHI);
  258. include(current_procinfo.flags,pi_do_call);
  259. end;
  260. procedure tcgavr.a_call_ref(list : TAsmList;ref: treference);
  261. begin
  262. a_reg_alloc(list,NR_ZLO);
  263. a_reg_alloc(list,NR_ZHI);
  264. a_load_ref_reg(list,OS_ADDR,OS_ADDR,ref,NR_ZLO);
  265. list.concat(taicpu.op_none(A_ICALL));
  266. a_reg_dealloc(list,NR_ZLO);
  267. a_reg_dealloc(list,NR_ZHI);
  268. include(current_procinfo.flags,pi_do_call);
  269. end;
  270. procedure tcgavr.a_op_const_reg(list : TAsmList; Op: TOpCG; size: TCGSize; a: aint; reg: TRegister);
  271. var
  272. mask : qword;
  273. shift : byte;
  274. i : byte;
  275. tmpreg : tregister;
  276. begin
  277. mask:=$ff;
  278. shift:=0;
  279. case op of
  280. OP_OR:
  281. begin
  282. for i:=1 to tcgsize2size[size] do
  283. begin
  284. list.concat(taicpu.op_reg_const(A_ORI,reg,(a and mask) shr shift));
  285. reg:=GetNextReg(reg);
  286. mask:=mask shl 8;
  287. inc(shift,8);
  288. end;
  289. end;
  290. OP_AND:
  291. begin
  292. for i:=1 to tcgsize2size[size] do
  293. begin
  294. list.concat(taicpu.op_reg_const(A_ANDI,reg,(a and mask) shr shift));
  295. reg:=GetNextReg(reg);
  296. mask:=mask shl 8;
  297. inc(shift,8);
  298. end;
  299. end;
  300. OP_SUB:
  301. begin
  302. list.concat(taicpu.op_reg_const(A_SUBI,reg,a));
  303. if size in [OS_S16,OS_16,OS_S32,OS_32,OS_S64,OS_64] then
  304. begin
  305. for i:=2 to tcgsize2size[size] do
  306. begin
  307. reg:=GetNextReg(reg);
  308. mask:=mask shl 8;
  309. inc(shift,8);
  310. list.concat(taicpu.op_reg_const(A_SBCI,reg,(a and mask) shr shift));
  311. end;
  312. end;
  313. end;
  314. else
  315. begin
  316. tmpreg:=getintregister(list,size);
  317. a_load_const_reg(list,size,a,tmpreg);
  318. a_op_reg_reg(list,op,size,tmpreg,reg);
  319. end;
  320. end;
  321. end;
  322. procedure tcgavr.a_op_reg_reg(list : TAsmList; Op: TOpCG; size: TCGSize; src, dst: TRegister);
  323. var
  324. countreg,
  325. tmpreg: tregister;
  326. i : integer;
  327. instr : taicpu;
  328. paraloc1,paraloc2,paraloc3 : TCGPara;
  329. l1,l2 : tasmlabel;
  330. begin
  331. case op of
  332. OP_ADD:
  333. begin
  334. list.concat(taicpu.op_reg_reg(A_ADD,dst,src));
  335. if size in [OS_S16,OS_16,OS_S32,OS_32,OS_S64,OS_64] then
  336. begin
  337. for i:=2 to tcgsize2size[size] do
  338. begin
  339. dst:=GetNextReg(dst);
  340. src:=GetNextReg(src);
  341. list.concat(taicpu.op_reg_reg(A_ADC,dst,src));
  342. end;
  343. end
  344. else
  345. end;
  346. OP_SUB:
  347. begin
  348. list.concat(taicpu.op_reg_reg(A_SUB,dst,src));
  349. if size in [OS_S16,OS_16,OS_S32,OS_32,OS_S64,OS_64] then
  350. begin
  351. for i:=2 to tcgsize2size[size] do
  352. begin
  353. dst:=GetNextReg(dst);
  354. src:=GetNextReg(src);
  355. list.concat(taicpu.op_reg_reg(A_SBC,dst,src));
  356. end;
  357. end;
  358. end;
  359. OP_NEG:
  360. begin
  361. if src<>dst then
  362. a_load_reg_reg(list,size,size,src,dst);
  363. if size in [OS_S16,OS_16,OS_S32,OS_32,OS_S64,OS_64] then
  364. begin
  365. tmpreg:=GetNextReg(dst);
  366. for i:=2 to tcgsize2size[size] do
  367. begin
  368. list.concat(taicpu.op_reg(A_COM,tmpreg));
  369. tmpreg:=GetNextReg(tmpreg);
  370. end;
  371. list.concat(taicpu.op_reg(A_NEG,dst));
  372. tmpreg:=GetNextReg(dst);
  373. for i:=2 to tcgsize2size[size] do
  374. begin
  375. list.concat(taicpu.op_reg_const(A_SBCI,dst,-1));
  376. tmpreg:=GetNextReg(tmpreg);
  377. end;
  378. end
  379. else
  380. list.concat(taicpu.op_reg(A_NEG,dst));
  381. end;
  382. OP_NOT:
  383. begin
  384. for i:=1 to tcgsize2size[size] do
  385. begin
  386. if src<>dst then
  387. a_load_reg_reg(list,OS_8,OS_8,src,dst);
  388. list.concat(taicpu.op_reg(A_COM,dst));
  389. src:=GetNextReg(src);
  390. dst:=GetNextReg(dst);
  391. end;
  392. end;
  393. OP_MUL,OP_IMUL:
  394. begin
  395. if size in [OS_8,OS_S8] then
  396. list.concat(taicpu.op_reg_reg(topcg2asmop[op],dst,src))
  397. else if size=OS_16 then
  398. begin
  399. paraloc1.init;
  400. paraloc2.init;
  401. paraloc3.init;
  402. paramanager.getintparaloc(pocall_default,1,paraloc1);
  403. paramanager.getintparaloc(pocall_default,2,paraloc2);
  404. paramanager.getintparaloc(pocall_default,3,paraloc3);
  405. a_load_const_cgpara(list,OS_8,0,paraloc3);
  406. a_load_reg_cgpara(list,OS_16,src,paraloc2);
  407. a_load_reg_cgpara(list,OS_16,dst,paraloc1);
  408. paramanager.freecgpara(list,paraloc3);
  409. paramanager.freecgpara(list,paraloc2);
  410. paramanager.freecgpara(list,paraloc1);
  411. alloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  412. a_call_name(list,'FPC_MUL_WORD',false);
  413. dealloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  414. cg.a_reg_alloc(list,NR_FUNCTION_RESULT_REG);
  415. cg.a_load_reg_reg(list,OS_16,OS_16,NR_FUNCTION_RESULT_REG,dst);
  416. paraloc3.done;
  417. paraloc2.done;
  418. paraloc1.done;
  419. end
  420. else
  421. internalerror(2011022002);
  422. end;
  423. OP_DIV,OP_IDIV:
  424. { special stuff, needs separate handling inside code }
  425. { generator }
  426. internalerror(2011022001);
  427. OP_SHR,OP_SHL,OP_SAR,OP_ROL,OP_ROR:
  428. begin
  429. current_asmdata.getjumplabel(l1);
  430. current_asmdata.getjumplabel(l2);
  431. countreg:=getintregister(list,OS_8);
  432. a_load_reg_reg(list,size,OS_8,src,countreg);
  433. list.concat(taicpu.op_reg_const(A_CP,countreg,0));
  434. a_jmp_flags(list,F_EQ,l2);
  435. cg.a_label(list,l1);
  436. case op of
  437. OP_SHR:
  438. list.concat(taicpu.op_reg(A_LSR,GetOffsetReg(dst,tcgsize2size[size]-1)));
  439. OP_SHL:
  440. list.concat(taicpu.op_reg(A_LSL,dst));
  441. OP_SAR:
  442. list.concat(taicpu.op_reg(A_ASR,GetOffsetReg(dst,tcgsize2size[size]-1)));
  443. OP_ROR:
  444. begin
  445. { load carry? }
  446. if not(size in [OS_8,OS_S8]) then
  447. begin
  448. list.concat(taicpu.op_none(A_CLC));
  449. list.concat(taicpu.op_reg_const(A_SBRC,src,0));
  450. list.concat(taicpu.op_none(A_SEC));
  451. end;
  452. list.concat(taicpu.op_reg(A_ROR,GetOffsetReg(dst,tcgsize2size[size]-1)));
  453. end;
  454. OP_ROL:
  455. begin
  456. { load carry? }
  457. if not(size in [OS_8,OS_S8]) then
  458. begin
  459. list.concat(taicpu.op_none(A_CLC));
  460. list.concat(taicpu.op_reg_const(A_SBRC,GetOffsetReg(dst,tcgsize2size[size]-1),7));
  461. list.concat(taicpu.op_none(A_SEC));
  462. end;
  463. list.concat(taicpu.op_reg(A_ROL,dst))
  464. end;
  465. else
  466. internalerror(2011030901);
  467. end;
  468. if size in [OS_S16,OS_16,OS_S32,OS_32,OS_S64,OS_64] then
  469. begin
  470. for i:=2 to tcgsize2size[size] do
  471. begin
  472. case op of
  473. OP_ROR,
  474. OP_SHR:
  475. list.concat(taicpu.op_reg(A_ROR,GetOffsetReg(dst,tcgsize2size[size]-i)));
  476. OP_ROL,
  477. OP_SHL:
  478. list.concat(taicpu.op_reg(A_ROL,GetOffsetReg(dst,i-1)));
  479. OP_SAR:
  480. list.concat(taicpu.op_reg(A_ROR,GetOffsetReg(dst,tcgsize2size[size]-i)));
  481. else
  482. internalerror(2011030902);
  483. end;
  484. end;
  485. end;
  486. a_op_const_reg(list,OP_SUB,OS_8,1,countreg);
  487. a_jmp_flags(list,F_NE,l1);
  488. // keep registers alive
  489. list.concat(taicpu.op_reg_reg(A_MOV,countreg,countreg));
  490. cg.a_label(list,l2);
  491. end;
  492. OP_AND,OP_OR,OP_XOR:
  493. begin
  494. for i:=1 to tcgsize2size[size] do
  495. begin
  496. list.concat(taicpu.op_reg_reg(topcg2asmop[op],dst,src));
  497. dst:=GetNextReg(dst);
  498. src:=GetNextReg(src);
  499. end;
  500. end;
  501. else
  502. internalerror(2011022004);
  503. end;
  504. end;
  505. procedure tcgavr.a_load_const_reg(list : TAsmList; size: tcgsize; a : aint;reg : tregister);
  506. var
  507. mask : qword;
  508. shift : byte;
  509. i : byte;
  510. begin
  511. mask:=$ff;
  512. shift:=0;
  513. for i:=1 to tcgsize2size[size] do
  514. begin
  515. if ((qword(a) and mask) shr shift)=0 then
  516. emit_mov(list,reg,NR_R1)
  517. else
  518. list.concat(taicpu.op_reg_const(A_LDI,reg,(qword(a) and mask) shr shift));
  519. mask:=mask shl 8;
  520. inc(shift,8);
  521. reg:=GetNextReg(reg);
  522. end;
  523. end;
  524. function tcgavr.normalize_ref(list:TAsmList;ref: treference;tmpreg : tregister) : treference;
  525. var
  526. tmpref : treference;
  527. l : tasmlabel;
  528. begin
  529. Result:=ref;
  530. if ref.addressmode<>AM_UNCHANGED then
  531. internalerror(2011021701);
  532. { Be sure to have a base register }
  533. if (ref.base=NR_NO) then
  534. begin
  535. { only symbol+offset? }
  536. if ref.index=NR_NO then
  537. exit;
  538. ref.base:=ref.index;
  539. ref.index:=NR_NO;
  540. end;
  541. if assigned(ref.symbol) or (ref.offset<>0) then
  542. begin
  543. reference_reset(tmpref,0);
  544. tmpref.symbol:=ref.symbol;
  545. tmpref.offset:=ref.offset;
  546. tmpref.refaddr:=addr_lo8;
  547. getcpuregister(list,tmpreg);
  548. list.concat(taicpu.op_reg_ref(A_LDI,tmpreg,tmpref));
  549. tmpref.refaddr:=addr_hi8;
  550. getcpuregister(list,GetNextReg(tmpreg));
  551. list.concat(taicpu.op_reg_ref(A_LDI,GetNextReg(tmpreg),tmpref));
  552. if (ref.base<>NR_NO) then
  553. begin
  554. list.concat(taicpu.op_reg_reg(A_ADD,tmpreg,ref.base));
  555. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(tmpreg),GetNextReg(ref.base)));
  556. end;
  557. if (ref.index<>NR_NO) then
  558. begin
  559. list.concat(taicpu.op_reg_reg(A_ADD,tmpreg,ref.index));
  560. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(tmpreg),GetNextReg(ref.index)));
  561. end;
  562. ref.symbol:=nil;
  563. ref.offset:=0;
  564. ref.base:=tmpreg;
  565. ref.index:=NR_NO;
  566. end
  567. else if (ref.base<>NR_NO) and (ref.index<>NR_NO) then
  568. begin
  569. getcpuregister(list,tmpreg);
  570. emit_mov(list,tmpreg,ref.index);
  571. getcpuregister(list,GetNextReg(tmpreg));
  572. emit_mov(list,GetNextReg(tmpreg),GetNextReg(ref.index));
  573. list.concat(taicpu.op_reg_reg(A_ADD,tmpreg,ref.base));
  574. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(tmpreg),GetNextReg(ref.base)));
  575. ref.base:=tmpreg;
  576. ref.index:=NR_NO;
  577. end
  578. else if (ref.base<>NR_NO) then
  579. begin
  580. getcpuregister(list,tmpreg);
  581. emit_mov(list,tmpreg,ref.base);
  582. getcpuregister(list,GetNextReg(tmpreg));
  583. emit_mov(list,GetNextReg(tmpreg),GetNextReg(ref.base));
  584. ref.base:=tmpreg;
  585. ref.index:=NR_NO;
  586. end
  587. else if (ref.index<>NR_NO) then
  588. begin
  589. getcpuregister(list,tmpreg);
  590. emit_mov(list,tmpreg,ref.index);
  591. getcpuregister(list,GetNextReg(tmpreg));
  592. emit_mov(list,GetNextReg(tmpreg),GetNextReg(ref.index));
  593. ref.base:=tmpreg;
  594. ref.index:=NR_NO;
  595. end;
  596. Result:=ref;
  597. end;
  598. procedure tcgavr.a_load_reg_ref(list : TAsmList; fromsize, tosize: tcgsize; reg : tregister;const ref : treference);
  599. var
  600. href : treference;
  601. conv_done: boolean;
  602. tmpreg : tregister;
  603. i : integer;
  604. QuickRef : Boolean;
  605. begin
  606. QuickRef:=false;
  607. if not((Ref.addressmode=AM_UNCHANGED) and
  608. (Ref.symbol=nil) and
  609. ((Ref.base=NR_R28) or
  610. (Ref.base=NR_R29)) and
  611. (Ref.Index=NR_No) and
  612. (Ref.Offset in [0..64-tcgsize2size[tosize]])) and
  613. not((Ref.Base=NR_NO) and (Ref.Index=NR_NO)) then
  614. href:=normalize_ref(list,Ref,NR_R30)
  615. else
  616. begin
  617. QuickRef:=true;
  618. href:=Ref;
  619. end;
  620. if (tcgsize2size[fromsize]>32) or (tcgsize2size[tosize]>32) or (fromsize=OS_NO) or (tosize=OS_NO) then
  621. internalerror(2011021307);
  622. conv_done:=false;
  623. if tosize<>fromsize then
  624. begin
  625. conv_done:=true;
  626. if tcgsize2size[tosize]<=tcgsize2size[fromsize] then
  627. fromsize:=tosize;
  628. case fromsize of
  629. OS_8:
  630. begin
  631. if not(QuickRef) and (tcgsize2size[tosize]>1) then
  632. href.addressmode:=AM_POSTINCREMENT;
  633. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  634. for i:=2 to tcgsize2size[tosize] do
  635. begin
  636. if QuickRef then
  637. inc(href.offset);
  638. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  639. href.addressmode:=AM_POSTINCREMENT
  640. else
  641. href.addressmode:=AM_UNCHANGED;
  642. list.concat(taicpu.op_ref_reg(GetStore(href),href,NR_R1));
  643. end;
  644. end;
  645. OS_S8:
  646. begin
  647. if not(QuickRef) and (tcgsize2size[tosize]>1) then
  648. href.addressmode:=AM_POSTINCREMENT;
  649. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  650. if tcgsize2size[tosize]>1 then
  651. begin
  652. tmpreg:=getintregister(list,OS_8);
  653. list.concat(taicpu.op_reg(A_CLR,tmpreg));
  654. list.concat(taicpu.op_reg_const(A_SBRC,reg,7));
  655. list.concat(taicpu.op_reg(A_COM,tmpreg));
  656. for i:=2 to tcgsize2size[tosize] do
  657. begin
  658. if QuickRef then
  659. inc(href.offset);
  660. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  661. href.addressmode:=AM_POSTINCREMENT
  662. else
  663. href.addressmode:=AM_UNCHANGED;
  664. list.concat(taicpu.op_ref_reg(GetStore(href),href,tmpreg));
  665. end;
  666. end;
  667. end;
  668. OS_16:
  669. begin
  670. if not(QuickRef) and (tcgsize2size[tosize]>1) then
  671. href.addressmode:=AM_POSTINCREMENT;
  672. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  673. if QuickRef then
  674. inc(href.offset)
  675. else if not(QuickRef) and (tcgsize2size[fromsize]>2) then
  676. href.addressmode:=AM_POSTINCREMENT
  677. else
  678. href.addressmode:=AM_UNCHANGED;
  679. reg:=GetNextReg(reg);
  680. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  681. for i:=3 to tcgsize2size[tosize] do
  682. begin
  683. if QuickRef then
  684. inc(href.offset);
  685. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  686. href.addressmode:=AM_POSTINCREMENT
  687. else
  688. href.addressmode:=AM_UNCHANGED;
  689. list.concat(taicpu.op_ref_reg(GetStore(href),href,NR_R1));
  690. end;
  691. end;
  692. OS_S16:
  693. begin
  694. if not(QuickRef) and (tcgsize2size[tosize]>1) then
  695. href.addressmode:=AM_POSTINCREMENT;
  696. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  697. if QuickRef then
  698. inc(href.offset)
  699. else if not(QuickRef) and (tcgsize2size[fromsize]>2) then
  700. href.addressmode:=AM_POSTINCREMENT
  701. else
  702. href.addressmode:=AM_UNCHANGED;
  703. reg:=GetNextReg(reg);
  704. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  705. if tcgsize2size[tosize]>2 then
  706. begin
  707. tmpreg:=getintregister(list,OS_8);
  708. list.concat(taicpu.op_reg(A_CLR,tmpreg));
  709. list.concat(taicpu.op_reg_const(A_SBRC,reg,7));
  710. list.concat(taicpu.op_reg(A_COM,tmpreg));
  711. for i:=3 to tcgsize2size[tosize] do
  712. begin
  713. if QuickRef then
  714. inc(href.offset);
  715. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  716. href.addressmode:=AM_POSTINCREMENT
  717. else
  718. href.addressmode:=AM_UNCHANGED;
  719. list.concat(taicpu.op_ref_reg(GetStore(href),href,tmpreg));
  720. end;
  721. end;
  722. end;
  723. else
  724. conv_done:=false;
  725. end;
  726. end;
  727. if not conv_done then
  728. begin
  729. for i:=1 to tcgsize2size[fromsize] do
  730. begin
  731. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  732. href.addressmode:=AM_POSTINCREMENT
  733. else
  734. href.addressmode:=AM_UNCHANGED;
  735. list.concat(taicpu.op_ref_reg(GetStore(href),href,reg));
  736. if QuickRef then
  737. inc(href.offset);
  738. reg:=GetNextReg(reg);
  739. end;
  740. end;
  741. if not(QuickRef) then
  742. begin
  743. ungetcpuregister(list,href.base);
  744. ungetcpuregister(list,GetNextReg(href.base));
  745. end;
  746. end;
  747. procedure tcgavr.a_load_ref_reg(list : TAsmList; fromsize, tosize : tcgsize;
  748. const Ref : treference;reg : tregister);
  749. var
  750. href : treference;
  751. conv_done: boolean;
  752. tmpreg : tregister;
  753. i : integer;
  754. QuickRef : boolean;
  755. begin
  756. QuickRef:=false;
  757. if not((Ref.addressmode=AM_UNCHANGED) and
  758. (Ref.symbol=nil) and
  759. ((Ref.base=NR_R28) or
  760. (Ref.base=NR_R29)) and
  761. (Ref.Index=NR_No) and
  762. (Ref.Offset in [0..64-tcgsize2size[fromsize]])) and
  763. not((Ref.Base=NR_NO) and (Ref.Index=NR_NO)) then
  764. href:=normalize_ref(list,Ref,NR_R30)
  765. else
  766. begin
  767. QuickRef:=true;
  768. href:=Ref;
  769. end;
  770. if (tcgsize2size[fromsize]>32) or (tcgsize2size[tosize]>32) or (fromsize=OS_NO) or (tosize=OS_NO) then
  771. internalerror(2011021307);
  772. conv_done:=false;
  773. if tosize<>fromsize then
  774. begin
  775. conv_done:=true;
  776. if tcgsize2size[tosize]<=tcgsize2size[fromsize] then
  777. fromsize:=tosize;
  778. case fromsize of
  779. OS_8:
  780. begin
  781. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  782. for i:=2 to tcgsize2size[tosize] do
  783. begin
  784. reg:=GetNextReg(reg);
  785. list.concat(taicpu.op_reg(A_CLR,reg));
  786. end;
  787. end;
  788. OS_S8:
  789. begin
  790. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  791. tmpreg:=reg;
  792. if tcgsize2size[tosize]>1 then
  793. begin
  794. reg:=GetNextReg(reg);
  795. list.concat(taicpu.op_reg(A_CLR,reg));
  796. list.concat(taicpu.op_reg_const(A_SBRC,tmpreg,7));
  797. list.concat(taicpu.op_reg(A_COM,reg));
  798. tmpreg:=reg;
  799. for i:=3 to tcgsize2size[tosize] do
  800. begin
  801. reg:=GetNextReg(reg);
  802. emit_mov(list,reg,tmpreg);
  803. end;
  804. end;
  805. end;
  806. OS_16:
  807. begin
  808. if not(QuickRef) then
  809. href.addressmode:=AM_POSTINCREMENT;
  810. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  811. if QuickRef then
  812. inc(href.offset);
  813. href.addressmode:=AM_UNCHANGED;
  814. reg:=GetNextReg(reg);
  815. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  816. for i:=3 to tcgsize2size[tosize] do
  817. begin
  818. reg:=GetNextReg(reg);
  819. list.concat(taicpu.op_reg(A_CLR,reg));
  820. end;
  821. end;
  822. OS_S16:
  823. begin
  824. if not(QuickRef) then
  825. href.addressmode:=AM_POSTINCREMENT;
  826. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  827. if QuickRef then
  828. inc(href.offset);
  829. href.addressmode:=AM_UNCHANGED;
  830. reg:=GetNextReg(reg);
  831. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  832. tmpreg:=reg;
  833. reg:=GetNextReg(reg);
  834. list.concat(taicpu.op_reg(A_CLR,reg));
  835. list.concat(taicpu.op_reg_const(A_SBRC,tmpreg,7));
  836. list.concat(taicpu.op_reg(A_COM,reg));
  837. tmpreg:=reg;
  838. for i:=4 to tcgsize2size[tosize] do
  839. begin
  840. reg:=GetNextReg(reg);
  841. emit_mov(list,reg,tmpreg);
  842. end;
  843. end;
  844. else
  845. conv_done:=false;
  846. end;
  847. end;
  848. if not conv_done then
  849. begin
  850. for i:=1 to tcgsize2size[fromsize] do
  851. begin
  852. if not(QuickRef) and (i<tcgsize2size[fromsize]) then
  853. href.addressmode:=AM_POSTINCREMENT
  854. else
  855. href.addressmode:=AM_UNCHANGED;
  856. list.concat(taicpu.op_reg_ref(GetLoad(href),reg,href));
  857. if QuickRef then
  858. inc(href.offset);
  859. reg:=GetNextReg(reg);
  860. end;
  861. end;
  862. if not(QuickRef) then
  863. begin
  864. ungetcpuregister(list,href.base);
  865. ungetcpuregister(list,GetNextReg(href.base));
  866. end;
  867. end;
  868. procedure tcgavr.a_load_reg_reg(list : TAsmList; fromsize, tosize : tcgsize;reg1,reg2 : tregister);
  869. var
  870. conv_done: boolean;
  871. tmpreg : tregister;
  872. i : integer;
  873. begin
  874. if (tcgsize2size[fromsize]>32) or (tcgsize2size[tosize]>32) or (fromsize=OS_NO) or (tosize=OS_NO) then
  875. internalerror(2011021310);
  876. conv_done:=false;
  877. if tosize<>fromsize then
  878. begin
  879. conv_done:=true;
  880. if tcgsize2size[tosize]<=tcgsize2size[fromsize] then
  881. fromsize:=tosize;
  882. case fromsize of
  883. OS_8:
  884. begin
  885. emit_mov(list,reg2,reg1);
  886. for i:=2 to tcgsize2size[tosize] do
  887. begin
  888. reg2:=GetNextReg(reg2);
  889. list.concat(taicpu.op_reg(A_CLR,reg2));
  890. end;
  891. end;
  892. OS_S8:
  893. begin
  894. { dest is always at least 16 bit at this point }
  895. emit_mov(list,reg2,reg1);
  896. reg2:=GetNextReg(reg2);
  897. list.concat(taicpu.op_reg(A_CLR,reg2));
  898. list.concat(taicpu.op_reg_const(A_SBRC,reg1,7));
  899. list.concat(taicpu.op_reg(A_COM,reg2));
  900. tmpreg:=reg2;
  901. for i:=3 to tcgsize2size[tosize] do
  902. begin
  903. reg2:=GetNextReg(reg2);
  904. emit_mov(list,reg2,tmpreg);
  905. end;
  906. end;
  907. OS_16:
  908. begin
  909. emit_mov(list,reg2,reg1);
  910. reg1:=GetNextReg(reg1);
  911. reg2:=GetNextReg(reg2);
  912. emit_mov(list,reg2,reg1);
  913. for i:=3 to tcgsize2size[tosize] do
  914. begin
  915. reg2:=GetNextReg(reg2);
  916. list.concat(taicpu.op_reg(A_CLR,reg2));
  917. end;
  918. end;
  919. OS_S16:
  920. begin
  921. { dest is always at least 32 bit at this point }
  922. emit_mov(list,reg2,reg1);
  923. reg1:=GetNextReg(reg1);
  924. reg2:=GetNextReg(reg2);
  925. emit_mov(list,reg2,reg1);
  926. reg2:=GetNextReg(reg2);
  927. list.concat(taicpu.op_reg(A_CLR,reg2));
  928. list.concat(taicpu.op_reg_const(A_SBRC,reg1,7));
  929. list.concat(taicpu.op_reg(A_COM,reg2));
  930. tmpreg:=reg2;
  931. for i:=4 to tcgsize2size[tosize] do
  932. begin
  933. reg2:=GetNextReg(reg2);
  934. emit_mov(list,reg2,tmpreg);
  935. end;
  936. end;
  937. else
  938. conv_done:=false;
  939. end;
  940. end;
  941. if not conv_done and (reg1<>reg2) then
  942. begin
  943. for i:=1 to tcgsize2size[fromsize] do
  944. begin
  945. emit_mov(list,reg2,reg1);
  946. reg1:=GetNextReg(reg1);
  947. reg2:=GetNextReg(reg2);
  948. end;
  949. end;
  950. end;
  951. { comparison operations }
  952. procedure tcgavr.a_cmp_const_reg_label(list : TAsmList;size : tcgsize;
  953. cmp_op : topcmp;a : aint;reg : tregister;l : tasmlabel);
  954. var
  955. swapped : boolean;
  956. tmpreg : tregister;
  957. i : byte;
  958. begin
  959. if a=0 then
  960. begin
  961. { swap parameters? }
  962. case cmp_op of
  963. OC_GT:
  964. begin
  965. swapped:=true;
  966. cmp_op:=OC_LT;
  967. end;
  968. OC_LTE:
  969. begin
  970. swapped:=true;
  971. cmp_op:=OC_GTE;
  972. end;
  973. OC_BE:
  974. begin
  975. swapped:=true;
  976. cmp_op:=OC_AE;
  977. end;
  978. OC_A:
  979. begin
  980. swapped:=true;
  981. cmp_op:=OC_A;
  982. end;
  983. end;
  984. if swapped then
  985. list.concat(taicpu.op_reg_reg(A_CP,reg,NR_R1))
  986. else
  987. list.concat(taicpu.op_reg_reg(A_CP,NR_R1,reg));
  988. for i:=2 to tcgsize2size[size] do
  989. begin
  990. reg:=GetNextReg(reg);
  991. if swapped then
  992. list.concat(taicpu.op_reg_reg(A_CPC,reg,NR_R1))
  993. else
  994. list.concat(taicpu.op_reg_reg(A_CPC,NR_R1,reg));
  995. end;
  996. a_jmp_cond(list,cmp_op,l);
  997. end
  998. else
  999. inherited a_cmp_const_reg_label(list,size,cmp_op,a,reg,l);
  1000. end;
  1001. procedure tcgavr.a_cmp_reg_reg_label(list : TAsmList;size : tcgsize;
  1002. cmp_op : topcmp;reg1,reg2 : tregister;l : tasmlabel);
  1003. var
  1004. swapped : boolean;
  1005. tmpreg : tregister;
  1006. i : byte;
  1007. begin
  1008. { swap parameters? }
  1009. case cmp_op of
  1010. OC_GT:
  1011. begin
  1012. swapped:=true;
  1013. cmp_op:=OC_LT;
  1014. end;
  1015. OC_LTE:
  1016. begin
  1017. swapped:=true;
  1018. cmp_op:=OC_GTE;
  1019. end;
  1020. OC_BE:
  1021. begin
  1022. swapped:=true;
  1023. cmp_op:=OC_AE;
  1024. end;
  1025. OC_A:
  1026. begin
  1027. swapped:=true;
  1028. cmp_op:=OC_A;
  1029. end;
  1030. end;
  1031. if swapped then
  1032. begin
  1033. tmpreg:=reg1;
  1034. reg1:=reg2;
  1035. reg2:=tmpreg;
  1036. end;
  1037. list.concat(taicpu.op_reg_reg(A_CP,reg1,reg2));
  1038. for i:=2 to tcgsize2size[size] do
  1039. begin
  1040. reg1:=GetNextReg(reg1);
  1041. reg2:=GetNextReg(reg2);
  1042. list.concat(taicpu.op_reg_reg(A_CPC,reg1,reg2));
  1043. end;
  1044. a_jmp_cond(list,cmp_op,l);
  1045. end;
  1046. procedure tcgavr.a_jmp_name(list : TAsmList;const s : string);
  1047. var
  1048. ai : taicpu;
  1049. begin
  1050. ai:=taicpu.op_sym(A_JMP,current_asmdata.RefAsmSymbol(s));
  1051. ai.is_jmp:=true;
  1052. list.concat(ai);
  1053. end;
  1054. procedure tcgavr.a_jmp_always(list : TAsmList;l: tasmlabel);
  1055. var
  1056. ai : taicpu;
  1057. begin
  1058. ai:=taicpu.op_sym(A_JMP,l);
  1059. ai.is_jmp:=true;
  1060. list.concat(ai);
  1061. end;
  1062. procedure tcgavr.a_jmp_flags(list : TAsmList;const f : TResFlags;l: tasmlabel);
  1063. var
  1064. ai : taicpu;
  1065. begin
  1066. ai:=setcondition(taicpu.op_sym(A_BRxx,l),flags_to_cond(f));
  1067. ai.is_jmp:=true;
  1068. list.concat(ai);
  1069. end;
  1070. procedure tcgavr.g_flags2reg(list: TAsmList; size: TCgSize; const f: TResFlags; reg: TRegister);
  1071. var
  1072. l : TAsmLabel;
  1073. tmpflags : TResFlags;
  1074. begin
  1075. current_asmdata.getjumplabel(l);
  1076. {
  1077. if flags_to_cond(f) then
  1078. begin
  1079. tmpflags:=f;
  1080. inverse_flags(tmpflags);
  1081. list.concat(taicpu.op_reg(A_CLR,reg));
  1082. a_jmp_flags(list,tmpflags,l);
  1083. list.concat(taicpu.op_reg_const(A_LDI,reg,1));
  1084. end
  1085. else
  1086. }
  1087. begin
  1088. list.concat(taicpu.op_reg_const(A_LDI,reg,1));
  1089. a_jmp_flags(list,f,l);
  1090. list.concat(taicpu.op_reg(A_CLR,reg));
  1091. end;
  1092. cg.a_label(list,l);
  1093. end;
  1094. procedure tcgavr.a_adjust_sp(list : TAsmList; value : longint);
  1095. var
  1096. i : integer;
  1097. begin
  1098. case value of
  1099. 0:
  1100. ;
  1101. -14..-1:
  1102. begin
  1103. if ((-value) mod 2)<>0 then
  1104. list.concat(taicpu.op_reg(A_PUSH,NR_R0));
  1105. for i:=1 to (-value) div 2 do
  1106. list.concat(taicpu.op_const(A_RCALL,0));
  1107. end;
  1108. 1..7:
  1109. begin
  1110. for i:=1 to value do
  1111. list.concat(taicpu.op_reg(A_POP,NR_R0));
  1112. end;
  1113. else
  1114. begin
  1115. list.concat(taicpu.op_reg_const(A_SUBI,NR_R28,lo(word(-value))));
  1116. list.concat(taicpu.op_reg_const(A_SBCI,NR_R29,hi(word(-value))));
  1117. // get SREG
  1118. list.concat(taicpu.op_reg_const(A_IN,NR_R0,NIO_SREG));
  1119. // block interrupts
  1120. list.concat(taicpu.op_none(A_CLI));
  1121. // write high SP
  1122. list.concat(taicpu.op_const_reg(A_OUT,NIO_SP_HI,NR_R29));
  1123. // release interrupts
  1124. list.concat(taicpu.op_const_reg(A_OUT,NIO_SREG,NR_R0));
  1125. // write low SP
  1126. list.concat(taicpu.op_const_reg(A_OUT,NIO_SP_LO,NR_R28));
  1127. end;
  1128. end;
  1129. end;
  1130. function tcgavr.GetLoad(const ref: treference) : tasmop;
  1131. begin
  1132. if (ref.base=NR_NO) and (ref.index=NR_NO) then
  1133. result:=A_LDS
  1134. else if (ref.base<>NR_NO) and (ref.offset<>0) then
  1135. result:=A_LDD
  1136. else
  1137. result:=A_LD;
  1138. end;
  1139. function tcgavr.GetStore(const ref: treference) : tasmop;
  1140. begin
  1141. if (ref.base=NR_NO) and (ref.index=NR_NO) then
  1142. result:=A_STS
  1143. else if (ref.base<>NR_NO) and (ref.offset<>0) then
  1144. result:=A_STD
  1145. else
  1146. result:=A_ST;
  1147. end;
  1148. procedure tcgavr.g_proc_entry(list : TAsmList;localsize : longint;nostackframe:boolean);
  1149. var
  1150. regs : tcpuregisterset;
  1151. reg : tsuperregister;
  1152. begin
  1153. if not(nostackframe) then
  1154. begin
  1155. { save int registers }
  1156. regs:=rg[R_INTREGISTER].used_in_proc-paramanager.get_volatile_registers_int(pocall_stdcall);
  1157. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  1158. regs:=regs+[RS_R28,RS_R29];
  1159. for reg:=RS_R31 downto RS_R0 do
  1160. if reg in regs then
  1161. list.concat(taicpu.op_reg(A_PUSH,newreg(R_INTREGISTER,reg,R_SUBWHOLE)));
  1162. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  1163. begin
  1164. list.concat(taicpu.op_reg_const(A_IN,NR_R28,NIO_SP_LO));
  1165. list.concat(taicpu.op_reg_const(A_IN,NR_R29,NIO_SP_HI));
  1166. end
  1167. else
  1168. { the framepointer cannot be omitted on avr because sp
  1169. is not a register but part of the i/o map
  1170. }
  1171. internalerror(2011021901);
  1172. a_adjust_sp(list,-localsize);
  1173. end;
  1174. end;
  1175. procedure tcgavr.g_proc_exit(list : TAsmList;parasize : longint;nostackframe:boolean);
  1176. var
  1177. regs : tcpuregisterset;
  1178. reg : TSuperRegister;
  1179. LocalSize : longint;
  1180. begin
  1181. if not(nostackframe) then
  1182. begin
  1183. if current_procinfo.framepointer<>NR_STACK_POINTER_REG then
  1184. begin
  1185. LocalSize:=current_procinfo.calc_stackframe_size;
  1186. a_adjust_sp(list,LocalSize);
  1187. regs:=rg[R_INTREGISTER].used_in_proc-paramanager.get_volatile_registers_int(pocall_stdcall);
  1188. for reg:=RS_R0 to RS_R31 do
  1189. if reg in regs then
  1190. list.concat(taicpu.op_reg(A_POP,newreg(R_INTREGISTER,reg,R_SUBWHOLE)));
  1191. end
  1192. else
  1193. { the framepointer cannot be omitted on avr because sp
  1194. is not a register but part of the i/o map
  1195. }
  1196. internalerror(2011021902);
  1197. end;
  1198. list.concat(taicpu.op_none(A_RET));
  1199. end;
  1200. procedure tcgavr.a_loadaddr_ref_reg(list : TAsmList;const ref : treference;r : tregister);
  1201. var
  1202. tmpref : treference;
  1203. begin
  1204. if ref.addressmode<>AM_UNCHANGED then
  1205. internalerror(2011021701);
  1206. if assigned(ref.symbol) or (ref.offset<>0) then
  1207. begin
  1208. reference_reset(tmpref,0);
  1209. tmpref.symbol:=ref.symbol;
  1210. tmpref.offset:=ref.offset;
  1211. tmpref.refaddr:=addr_lo8;
  1212. list.concat(taicpu.op_reg_ref(A_LDI,r,tmpref));
  1213. tmpref.refaddr:=addr_hi8;
  1214. list.concat(taicpu.op_reg_ref(A_LDI,GetNextReg(r),tmpref));
  1215. if (ref.base<>NR_NO) then
  1216. begin
  1217. list.concat(taicpu.op_reg_reg(A_ADD,r,ref.base));
  1218. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(r),GetNextReg(ref.base)));
  1219. end;
  1220. if (ref.index<>NR_NO) then
  1221. begin
  1222. list.concat(taicpu.op_reg_reg(A_ADD,r,ref.index));
  1223. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(r),GetNextReg(ref.index)));
  1224. end;
  1225. end
  1226. else if (ref.base<>NR_NO)then
  1227. begin
  1228. emit_mov(list,r,ref.base);
  1229. emit_mov(list,GetNextReg(r),GetNextReg(ref.base));
  1230. if (ref.index<>NR_NO) then
  1231. begin
  1232. list.concat(taicpu.op_reg_reg(A_ADD,r,ref.index));
  1233. list.concat(taicpu.op_reg_reg(A_ADC,GetNextReg(r),GetNextReg(ref.index)));
  1234. end;
  1235. end
  1236. else if (ref.index<>NR_NO) then
  1237. begin
  1238. emit_mov(list,r,ref.index);
  1239. emit_mov(list,GetNextReg(r),GetNextReg(ref.index));
  1240. end;
  1241. end;
  1242. procedure tcgavr.fixref(list : TAsmList;var ref : treference);
  1243. begin
  1244. internalerror(2011021320);
  1245. end;
  1246. procedure tcgavr.g_concatcopy_move(list : TAsmList;const source,dest : treference;len : aint);
  1247. var
  1248. paraloc1,paraloc2,paraloc3 : TCGPara;
  1249. begin
  1250. paraloc1.init;
  1251. paraloc2.init;
  1252. paraloc3.init;
  1253. paramanager.getintparaloc(pocall_default,1,paraloc1);
  1254. paramanager.getintparaloc(pocall_default,2,paraloc2);
  1255. paramanager.getintparaloc(pocall_default,3,paraloc3);
  1256. a_load_const_cgpara(list,OS_INT,len,paraloc3);
  1257. a_loadaddr_ref_cgpara(list,dest,paraloc2);
  1258. a_loadaddr_ref_cgpara(list,source,paraloc1);
  1259. paramanager.freecgpara(list,paraloc3);
  1260. paramanager.freecgpara(list,paraloc2);
  1261. paramanager.freecgpara(list,paraloc1);
  1262. alloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  1263. a_call_name_static(list,'FPC_MOVE');
  1264. dealloccpuregisters(list,R_INTREGISTER,paramanager.get_volatile_registers_int(pocall_default));
  1265. paraloc3.done;
  1266. paraloc2.done;
  1267. paraloc1.done;
  1268. end;
  1269. procedure tcgavr.g_concatcopy(list : TAsmList;const source,dest : treference;len : aint);
  1270. var
  1271. countreg,tmpreg : tregister;
  1272. srcref,dstref : treference;
  1273. copysize,countregsize : tcgsize;
  1274. l : TAsmLabel;
  1275. i : longint;
  1276. SrcQuickRef, DestQuickRef : Boolean;
  1277. begin
  1278. if len>16 then
  1279. begin
  1280. current_asmdata.getjumplabel(l);
  1281. reference_reset(srcref,0);
  1282. reference_reset(dstref,0);
  1283. srcref.base:=NR_R30;
  1284. srcref.addressmode:=AM_POSTINCREMENT;
  1285. dstref.base:=NR_R26;
  1286. dstref.addressmode:=AM_POSTINCREMENT;
  1287. copysize:=OS_8;
  1288. if len<256 then
  1289. countregsize:=OS_8
  1290. else if len<65536 then
  1291. countregsize:=OS_16
  1292. else
  1293. internalerror(2011022007);
  1294. countreg:=getintregister(list,countregsize);
  1295. a_load_const_reg(list,countregsize,len,countreg);
  1296. a_loadaddr_ref_reg(list,source,NR_R30);
  1297. tmpreg:=getaddressregister(list);
  1298. a_loadaddr_ref_reg(list,dest,tmpreg);
  1299. { X is used for spilling code so we can load it
  1300. only by a push/pop sequence, this can be
  1301. optimized later on by the peephole optimizer
  1302. }
  1303. list.concat(taicpu.op_reg(A_PUSH,tmpreg));
  1304. list.concat(taicpu.op_reg(A_PUSH,GetNextReg(tmpreg)));
  1305. list.concat(taicpu.op_reg(A_POP,NR_R27));
  1306. list.concat(taicpu.op_reg(A_POP,NR_R26));
  1307. cg.a_label(list,l);
  1308. list.concat(taicpu.op_reg_ref(GetLoad(srcref),NR_R0,srcref));
  1309. list.concat(taicpu.op_ref_reg(GetStore(dstref),dstref,NR_R0));
  1310. a_op_const_reg(list,OP_SUB,countregsize,1,countreg);
  1311. a_jmp_flags(list,F_NE,l);
  1312. // keep registers alive
  1313. list.concat(taicpu.op_reg_reg(A_MOV,countreg,countreg));
  1314. end
  1315. else
  1316. begin
  1317. SrcQuickRef:=false;
  1318. DestQuickRef:=false;
  1319. if not((source.addressmode=AM_UNCHANGED) and
  1320. (source.symbol=nil) and
  1321. ((source.base=NR_R28) or
  1322. (source.base=NR_R29)) and
  1323. (source.Index=NR_No) and
  1324. (source.Offset in [0..64-len])) and
  1325. not((source.Base=NR_NO) and (source.Index=NR_NO)) then
  1326. srcref:=normalize_ref(list,source,NR_R30)
  1327. else
  1328. begin
  1329. SrcQuickRef:=true;
  1330. srcref:=source;
  1331. end;
  1332. if not((dest.addressmode=AM_UNCHANGED) and
  1333. (dest.symbol=nil) and
  1334. ((dest.base=NR_R28) or
  1335. (dest.base=NR_R29)) and
  1336. (dest.Index=NR_No) and
  1337. (dest.Offset in [0..64-len])) and
  1338. not((dest.Base=NR_NO) and (dest.Index=NR_NO)) then
  1339. begin
  1340. if not(SrcQuickRef) then
  1341. begin
  1342. tmpreg:=getaddressregister(list);
  1343. dstref:=normalize_ref(list,dest,tmpreg);
  1344. { X is used for spilling code so we can load it
  1345. only by a push/pop sequence, this can be
  1346. optimized later on by the peephole optimizer
  1347. }
  1348. list.concat(taicpu.op_reg(A_PUSH,tmpreg));
  1349. list.concat(taicpu.op_reg(A_PUSH,GetNextReg(tmpreg)));
  1350. list.concat(taicpu.op_reg(A_POP,NR_R27));
  1351. list.concat(taicpu.op_reg(A_POP,NR_R26));
  1352. end
  1353. else
  1354. dstref:=normalize_ref(list,dest,NR_R30);
  1355. end
  1356. else
  1357. begin
  1358. DestQuickRef:=true;
  1359. dstref:=dest;
  1360. end;
  1361. for i:=1 to len do
  1362. begin
  1363. if not(SrcQuickRef) and (i<len) then
  1364. srcref.addressmode:=AM_POSTINCREMENT
  1365. else
  1366. srcref.addressmode:=AM_UNCHANGED;
  1367. if not(DestQuickRef) and (i<len) then
  1368. dstref.addressmode:=AM_POSTINCREMENT
  1369. else
  1370. dstref.addressmode:=AM_UNCHANGED;
  1371. list.concat(taicpu.op_reg_ref(GetLoad(srcref),NR_R0,srcref));
  1372. list.concat(taicpu.op_ref_reg(GetStore(dstref),dstref,NR_R0));
  1373. if SrcQuickRef then
  1374. inc(srcref.offset);
  1375. if DestQuickRef then
  1376. inc(dstref.offset);
  1377. end;
  1378. if not(SrcQuickRef) then
  1379. begin
  1380. ungetcpuregister(list,srcref.base);
  1381. ungetcpuregister(list,GetNextReg(srcref.base));
  1382. end;
  1383. end;
  1384. end;
  1385. procedure tcgavr.g_overflowCheck(list : TAsmList;const l : tlocation;def : tdef);
  1386. var
  1387. hl : tasmlabel;
  1388. ai : taicpu;
  1389. cond : TAsmCond;
  1390. begin
  1391. if not(cs_check_overflow in current_settings.localswitches) then
  1392. exit;
  1393. current_asmdata.getjumplabel(hl);
  1394. if not ((def.typ=pointerdef) or
  1395. ((def.typ=orddef) and
  1396. (torddef(def).ordtype in [u64bit,u16bit,u32bit,u8bit,uchar,pasbool]))) then
  1397. cond:=C_VC
  1398. else
  1399. cond:=C_CC;
  1400. ai:=Taicpu.Op_Sym(A_BRxx,hl);
  1401. ai.SetCondition(cond);
  1402. ai.is_jmp:=true;
  1403. list.concat(ai);
  1404. a_call_name(list,'FPC_OVERFLOW',false);
  1405. a_label(list,hl);
  1406. end;
  1407. procedure tcgavr.g_save_registers(list: TAsmList);
  1408. begin
  1409. { this is done by the entry code }
  1410. end;
  1411. procedure tcgavr.g_restore_registers(list: TAsmList);
  1412. begin
  1413. { this is done by the exit code }
  1414. end;
  1415. procedure tcgavr.a_jmp_cond(list : TAsmList;cond : TOpCmp;l: tasmlabel);
  1416. var
  1417. ai : taicpu;
  1418. begin
  1419. { TODO : fix a_jmp_cond }
  1420. {
  1421. ai:=Taicpu.Op_sym(A_BRxx,l);
  1422. case cond of
  1423. OC_EQ:
  1424. ai.SetCondition(C_EQ);
  1425. OC_GT
  1426. OC_LT
  1427. OC_GTE
  1428. OC_LTE
  1429. OC_NE
  1430. OC_BE
  1431. OC_B
  1432. OC_AE
  1433. OC_A:
  1434. ai.is_jmp:=true;
  1435. list.concat(ai);
  1436. }
  1437. end;
  1438. procedure tcgavr.g_intf_wrapper(list: TAsmList; procdef: tprocdef; const labelname: string; ioffset: longint);
  1439. begin
  1440. internalerror(2011021324);
  1441. end;
  1442. procedure tcgavr.emit_mov(list: TAsmList;reg2: tregister; reg1: tregister);
  1443. var
  1444. instr: taicpu;
  1445. begin
  1446. instr:=taicpu.op_reg_reg(A_MOV,reg2,reg1);
  1447. list.Concat(instr);
  1448. { Notify the register allocator that we have written a move instruction so
  1449. it can try to eliminate it. }
  1450. add_move_instruction(instr);
  1451. end;
  1452. procedure tcg64favr.a_op64_reg_reg(list : TAsmList;op:TOpCG;size : tcgsize;regsrc,regdst : tregister64);
  1453. begin
  1454. { TODO : a_op64_reg_reg }
  1455. end;
  1456. procedure tcg64favr.a_op64_const_reg(list : TAsmList;op:TOpCG;size : tcgsize;value : int64;reg : tregister64);
  1457. begin
  1458. { TODO : a_op64_const_reg }
  1459. end;
  1460. procedure create_codegen;
  1461. begin
  1462. cg:=tcgavr.create;
  1463. cg64:=tcg64favr.create;
  1464. end;
  1465. end.