aoptcpub.pas 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
  1. {
  2. Copyright (c) 1998-2002 by Jonas Maebe, member of the Free Pascal
  3. Development Team
  4. This unit contains several types and constants necessary for the
  5. optimizer to work on the Z80 architecture
  6. This program is free software; you can redistribute it and/or modify
  7. it under the terms of the GNU General Public License as published by
  8. the Free Software Foundation; either version 2 of the License, or
  9. (at your option) any later version.
  10. This program is distributed in the hope that it will be useful,
  11. but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. GNU General Public License for more details.
  14. You should have received a copy of the GNU General Public License
  15. along with this program; if not, write to the Free Software
  16. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  17. ****************************************************************************
  18. }
  19. Unit aoptcpub; { Assembler OPTimizer CPU specific Base }
  20. {$i fpcdefs.inc}
  21. { enable the following define if memory references can have a scaled index }
  22. { define RefsHaveScale}
  23. { enable the following define if memory references can have a segment }
  24. { override }
  25. { define RefsHaveSegment}
  26. Interface
  27. Uses
  28. cpubase,
  29. cgbase,
  30. aasmcpu,aasmtai,
  31. AOptBase;
  32. Type
  33. { type of a normal instruction }
  34. TInstr = Taicpu;
  35. PInstr = ^TInstr;
  36. { ************************************************************************* }
  37. { **************************** TCondRegs ********************************** }
  38. { ************************************************************************* }
  39. { Info about the conditional registers }
  40. TCondRegs = Object
  41. Constructor Init;
  42. Destructor Done;
  43. End;
  44. { ************************************************************************* }
  45. { **************************** TAoptBaseCpu ******************************* }
  46. { ************************************************************************* }
  47. TAoptBaseCpu = class(TAoptBase)
  48. { checks whether reading the value in reg1 depends on the value of reg2. This
  49. is very similar to SuperRegisterEquals, except it takes into account that
  50. R_SUBH and R_SUBL are independendent (e.g. reading from AL does not
  51. depend on the value in AH). }
  52. function Reg1ReadDependsOnReg2(reg1, reg2: tregister): boolean;
  53. function RegModifiedByInstruction(Reg: TRegister; p1: tai): boolean; override;
  54. End;
  55. { ************************************************************************* }
  56. { ******************************* Constants ******************************* }
  57. { ************************************************************************* }
  58. Const
  59. { the maximum number of things (registers, memory, ...) a single instruction }
  60. { changes }
  61. MaxCh = 2;
  62. { the maximum number of operands an instruction has }
  63. MaxOps = 2;
  64. {Oper index of operand that contains the source (reference) with a load }
  65. {instruction }
  66. LoadSrc = 1;
  67. {Oper index of operand that contains the destination (register) with a load }
  68. {instruction }
  69. LoadDst = 0;
  70. {Oper index of operand that contains the source (register) with a store }
  71. {instruction }
  72. StoreSrc = 1;
  73. {Oper index of operand that contains the destination (reference) with a load }
  74. {instruction }
  75. StoreDst = 0;
  76. aopt_uncondjmp = [A_JP,A_JR,A_JRJP];
  77. aopt_condjmp = [A_JP,A_JR,A_JRJP];
  78. Implementation
  79. Uses
  80. verbose;
  81. { ************************************************************************* }
  82. { **************************** TCondRegs ********************************** }
  83. { ************************************************************************* }
  84. Constructor TCondRegs.init;
  85. Begin
  86. End;
  87. Destructor TCondRegs.Done; {$ifdef inl} inline; {$endif inl}
  88. Begin
  89. End;
  90. function TAoptBaseCpu.Reg1ReadDependsOnReg2(reg1, reg2: tregister): boolean;
  91. begin
  92. case reg1 of
  93. NR_AF:
  94. result:=(reg2=NR_A) or (reg2=NR_AF) or SuperRegistersEqual(reg2,NR_DEFAULTFLAGS);
  95. NR_A:
  96. result:=(reg2=NR_A) or (reg2=NR_AF);
  97. NR_F:
  98. result:=SuperRegistersEqual(reg2,NR_DEFAULTFLAGS);
  99. NR_BC:
  100. result:=(reg2=NR_B) or (reg2=NR_C) or (reg2=NR_BC);
  101. NR_B:
  102. result:=(reg2=NR_B) or (reg2=NR_BC);
  103. NR_C:
  104. result:=(reg2=NR_C) or (reg2=NR_BC);
  105. NR_DE:
  106. result:=(reg2=NR_D) or (reg2=NR_E) or (reg2=NR_DE);
  107. NR_D:
  108. result:=(reg2=NR_D) or (reg2=NR_DE);
  109. NR_E:
  110. result:=(reg2=NR_E) or (reg2=NR_DE);
  111. NR_HL:
  112. result:=(reg2=NR_H) or (reg2=NR_L) or (reg2=NR_HL);
  113. NR_H:
  114. result:=(reg2=NR_H) or (reg2=NR_HL);
  115. NR_L:
  116. result:=(reg2=NR_L) or (reg2=NR_HL);
  117. NR_AF_:
  118. result:=(reg2=NR_A_) or (reg2=NR_AF_) or SuperRegistersEqual(reg2,NR_F_);
  119. NR_A_:
  120. result:=(reg2=NR_A_) or (reg2=NR_AF_);
  121. NR_F_:
  122. result:=SuperRegistersEqual(reg2,NR_F_);
  123. NR_BC_:
  124. result:=(reg2=NR_B_) or (reg2=NR_C_) or (reg2=NR_BC_);
  125. NR_B_:
  126. result:=(reg2=NR_B_) or (reg2=NR_BC_);
  127. NR_C_:
  128. result:=(reg2=NR_C_) or (reg2=NR_BC_);
  129. NR_DE_:
  130. result:=(reg2=NR_D_) or (reg2=NR_E_) or (reg2=NR_DE_);
  131. NR_D_:
  132. result:=(reg2=NR_D_) or (reg2=NR_DE_);
  133. NR_E_:
  134. result:=(reg2=NR_E_) or (reg2=NR_DE_);
  135. NR_HL_:
  136. result:=(reg2=NR_H_) or (reg2=NR_L_) or (reg2=NR_HL_);
  137. NR_H_:
  138. result:=(reg2=NR_H_) or (reg2=NR_HL_);
  139. NR_L_:
  140. result:=(reg2=NR_L_) or (reg2=NR_HL_);
  141. else
  142. result:=reg1=reg2;
  143. end;
  144. end;
  145. function TAoptBaseCpu.RegModifiedByInstruction(Reg: TRegister; p1: tai): boolean;
  146. var
  147. i : Longint;
  148. p: taicpu;
  149. begin
  150. p:=taicpu(p1);
  151. result:=false;
  152. for i:=0 to p.ops-1 do
  153. if (p.oper[i]^.typ=top_reg) and Reg1ReadDependsOnReg2(Reg,p.oper[i]^.reg) and (p.spilling_get_operation_type(i) in [operand_write,operand_readwrite]) then
  154. begin
  155. result:=true;
  156. exit;
  157. end;
  158. case p.opcode of
  159. A_LD,A_EX,A_ADD,A_ADC,A_SUB,A_SBC,A_AND,A_OR,A_XOR,A_CP,A_INC,A_DEC,
  160. A_CCF,A_SCF,A_NOP,A_HALT,A_DI,A_EI,A_IM,A_RLC,A_RL,A_RRC,A_RR,A_SLA,
  161. A_SRA,A_SRL,A_BIT,A_SET,A_RES,A_JP,A_JR,A_JRJP,A_CALL,A_RET,A_RETI,A_RETN,
  162. A_RST,A_IN,A_OUT:
  163. ;
  164. A_PUSH,A_POP:
  165. result:=Reg1ReadDependsOnReg2(Reg,NR_SP);
  166. A_EXX:
  167. result:=Reg1ReadDependsOnReg2(Reg,NR_BC) or Reg1ReadDependsOnReg2(Reg,NR_BC_) or
  168. Reg1ReadDependsOnReg2(Reg,NR_DE) or Reg1ReadDependsOnReg2(Reg,NR_DE_) or
  169. Reg1ReadDependsOnReg2(Reg,NR_HL) or Reg1ReadDependsOnReg2(Reg,NR_HL_);
  170. A_LDI,A_LDIR,A_LDD,A_LDDR:
  171. result:=Reg1ReadDependsOnReg2(Reg,NR_BC) or
  172. Reg1ReadDependsOnReg2(Reg,NR_DE) or
  173. Reg1ReadDependsOnReg2(Reg,NR_HL);
  174. A_CPI,A_CPIR,A_CPD,A_CPDR:
  175. result:=Reg1ReadDependsOnReg2(Reg,NR_BC) or
  176. Reg1ReadDependsOnReg2(Reg,NR_HL);
  177. A_DAA,A_CPL,A_NEG,A_RLCA,A_RLA,A_RRCA,A_RRA,A_RLD,A_RRD:
  178. result:=Reg1ReadDependsOnReg2(Reg,NR_A);
  179. A_DJNZ:
  180. result:=Reg1ReadDependsOnReg2(Reg,NR_B);
  181. A_INI,A_INIR,A_IND,A_INDR,A_OUTI,A_OTIR,A_OUTD,A_OTDR:
  182. result:=Reg1ReadDependsOnReg2(Reg,NR_B) or
  183. Reg1ReadDependsOnReg2(Reg,NR_HL);
  184. else
  185. internalerror(2020052001);
  186. end;
  187. if not result and SuperRegistersEqual(reg,NR_DEFAULTFLAGS) then
  188. begin
  189. case p.opcode of
  190. A_PUSH,A_POP,A_EX,A_EXX,A_NOP,A_HALT,A_DI,A_EI,A_IM,A_SET,A_RES,A_JP,A_JR,A_JRJP,A_DJNZ,A_CALL,A_RET,A_RETI,A_RETN,A_RST,A_OUT:
  191. result:=false;
  192. A_LD:
  193. begin
  194. if p.ops<>2 then
  195. internalerror(2020051115);
  196. { LD A,I or LD A,R ? }
  197. if (p.oper[0]^.typ=top_reg) and (p.oper[0]^.reg=NR_A) and
  198. (p.oper[1]^.typ=top_reg) and ((p.oper[1]^.reg=NR_I) or (p.oper[1]^.reg=NR_R)) then
  199. result:=Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  200. Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  201. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  202. Reg1ReadDependsOnReg2(Reg,NR_ZEROFLAG) or
  203. Reg1ReadDependsOnReg2(Reg,NR_SIGNFLAG)
  204. else
  205. result:=false;
  206. end;
  207. A_LDI,A_LDIR,A_LDD,A_LDDR:
  208. result:=Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  209. Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  210. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG);
  211. A_INC,A_DEC:
  212. begin
  213. if p.ops<>1 then
  214. internalerror(2020051613);
  215. if (p.oper[0]^.typ=top_reg) and ((p.oper[0]^.reg=NR_BC) or
  216. (p.oper[0]^.reg=NR_DE) or
  217. (p.oper[0]^.reg=NR_HL) or
  218. (p.oper[0]^.reg=NR_SP) or
  219. (p.oper[0]^.reg=NR_IX) or
  220. (p.oper[0]^.reg=NR_IY)) then
  221. result:=false
  222. else
  223. result:=Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  224. Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  225. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  226. Reg1ReadDependsOnReg2(Reg,NR_ZEROFLAG) or
  227. Reg1ReadDependsOnReg2(Reg,NR_SIGNFLAG);
  228. end;
  229. A_CPI,A_CPIR,A_CPD,A_CPDR,A_RLD,A_RRD,A_BIT,A_INI,A_INIR,A_IND,A_INDR,A_OUTI,A_OTIR,A_OUTD,A_OTDR:
  230. result:=Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  231. Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  232. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  233. Reg1ReadDependsOnReg2(Reg,NR_ZEROFLAG) or
  234. Reg1ReadDependsOnReg2(Reg,NR_SIGNFLAG);
  235. A_ADD:
  236. begin
  237. if p.ops<>2 then
  238. internalerror(2020051611);
  239. if (p.oper[0]^.typ=top_reg) and ((p.oper[0]^.reg=NR_HL) or (p.oper[0]^.reg=NR_IX) or (p.oper[0]^.reg=NR_IY)) then
  240. result:=Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  241. Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  242. Reg1ReadDependsOnReg2(Reg,NR_CARRYFLAG)
  243. else
  244. result:=true;
  245. end;
  246. A_ADC,A_SUB,A_SBC,A_AND,A_OR,A_XOR,A_CP,A_NEG,A_RLC,A_RL,A_RRC,A_RR,A_SLA,A_SRA,A_SRL:
  247. result:=true;
  248. A_DAA:
  249. result:=Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  250. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  251. Reg1ReadDependsOnReg2(Reg,NR_ZEROFLAG) or
  252. Reg1ReadDependsOnReg2(Reg,NR_SIGNFLAG) or
  253. Reg1ReadDependsOnReg2(Reg,NR_CARRYFLAG);
  254. A_CPL:
  255. result:=Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  256. Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG);
  257. A_CCF,A_SCF,A_RLCA,A_RLA,A_RRCA,A_RRA:
  258. result:=Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  259. Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  260. Reg1ReadDependsOnReg2(Reg,NR_CARRYFLAG);
  261. A_IN:
  262. begin
  263. if p.ops<>2 then
  264. internalerror(2020051614);
  265. if (p.oper[1]^.typ=top_ref) and ((p.oper[1]^.ref^.base=NR_C) or (p.oper[1]^.ref^.index=NR_C)) then
  266. result:=Reg1ReadDependsOnReg2(Reg,NR_ADDSUBTRACTFLAG) or
  267. Reg1ReadDependsOnReg2(Reg,NR_PARITYOVERFLOWFLAG) or
  268. Reg1ReadDependsOnReg2(Reg,NR_HALFCARRYFLAG) or
  269. Reg1ReadDependsOnReg2(Reg,NR_ZEROFLAG) or
  270. Reg1ReadDependsOnReg2(Reg,NR_SIGNFLAG)
  271. else
  272. result:=false;
  273. end;
  274. else
  275. internalerror(2020051113);
  276. end;
  277. end;
  278. end;
  279. End.