atmega2564rfr2.pp 101 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095
  1. unit ATmega2564RFR2;
  2. {$goto on}
  3. interface
  4. var
  5. PINA: byte absolute $20; // Port A Input Pins Address
  6. DDRA: byte absolute $21; // Port A Data Direction Register
  7. PORTA: byte absolute $22; // Port A Data Register
  8. PINB: byte absolute $23; // Port B Input Pins Address
  9. DDRB: byte absolute $24; // Port B Data Direction Register
  10. PORTB: byte absolute $25; // Port B Data Register
  11. PINC: byte absolute $26; // Port C Input Pins Address
  12. DDRC: byte absolute $27; // Port C Data Direction Register
  13. PORTC: byte absolute $28; // Port C Data Register
  14. PIND: byte absolute $29; // Port D Input Pins Address
  15. DDRD: byte absolute $2A; // Port D Data Direction Register
  16. PORTD: byte absolute $2B; // Port D Data Register
  17. PINE: byte absolute $2C; // Port E Input Pins Address
  18. DDRE: byte absolute $2D; // Port E Data Direction Register
  19. PORTE: byte absolute $2E; // Port E Data Register
  20. PINF: byte absolute $2F; // Port F Input Pins Address
  21. DDRF: byte absolute $30; // Port F Data Direction Register
  22. PORTF: byte absolute $31; // Port F Data Register
  23. PING: byte absolute $32; // Port G Input Pins Address
  24. DDRG: byte absolute $33; // Port G Data Direction Register
  25. PORTG: byte absolute $34; // Port G Data Register
  26. TIFR0: byte absolute $35; // Timer/Counter0 Interrupt Flag Register
  27. TIFR1: byte absolute $36; // Timer/Counter1 Interrupt Flag Register
  28. TIFR2: byte absolute $37; // Timer/Counter Interrupt Flag Register
  29. TIFR3: byte absolute $38; // Timer/Counter3 Interrupt Flag Register
  30. TIFR4: byte absolute $39; // Timer/Counter4 Interrupt Flag Register
  31. TIFR5: byte absolute $3A; // Timer/Counter5 Interrupt Flag Register
  32. PCIFR: byte absolute $3B; // Pin Change Interrupt Flag Register
  33. EIFR: byte absolute $3C; // External Interrupt Flag Register
  34. EIMSK: byte absolute $3D; // External Interrupt Mask Register
  35. GPIOR0: byte absolute $3E; // General Purpose IO Register 0
  36. EECR: byte absolute $3F; // EEPROM Control Register
  37. EEDR: byte absolute $40; // EEPROM Data Register
  38. EEAR: word absolute $41; // EEPROM Address Register Bytes
  39. EEARL: byte absolute $41; // EEPROM Address Register Bytes
  40. EEARH: byte absolute $42; // EEPROM Address Register Bytes;
  41. GTCCR: byte absolute $43; // General Timer Counter Control register
  42. TCCR0A: byte absolute $44; // Timer/Counter0 Control Register A
  43. TCCR0B: byte absolute $45; // Timer/Counter0 Control Register B
  44. TCNT0: byte absolute $46; // Timer/Counter0 Register
  45. OCR0A: byte absolute $47; // Timer/Counter0 Output Compare Register
  46. OCR0B: byte absolute $48; // Timer/Counter0 Output Compare Register B
  47. GPIOR1: byte absolute $4A; // General Purpose IO Register 1
  48. GPIOR2: byte absolute $4B; // General Purpose I/O Register 2
  49. SPCR: byte absolute $4C; // SPI Control Register
  50. SPSR: byte absolute $4D; // SPI Status Register
  51. SPDR: byte absolute $4E; // SPI Data Register
  52. ACSR: byte absolute $50; // Analog Comparator Control And Status Register
  53. OCDR: byte absolute $51; // On-Chip Debug Register
  54. SMCR: byte absolute $53; // Sleep Mode Control Register
  55. MCUSR: byte absolute $54; // MCU Status Register
  56. MCUCR: byte absolute $55; // MCU Control Register
  57. SPMCSR: byte absolute $57; // Store Program Memory Control Register
  58. RAMPZ: byte absolute $5B; // Extended Z-pointer Register for ELPM/SPM
  59. EIND: byte absolute $5C; // Extended Indirect Register
  60. SP: word absolute $5D; // Stack Pointer
  61. SPL: byte absolute $5D; // Stack Pointer
  62. SPH: byte absolute $5E; // Stack Pointer ;
  63. SREG: byte absolute $5F; // Status Register
  64. WDTCSR: byte absolute $60; // Watchdog Timer Control Register
  65. CLKPR: byte absolute $61; // Clock Prescale Register
  66. PRR2: byte absolute $63; // Power Reduction Register 2
  67. PRR0: byte absolute $64; // Power Reduction Register0
  68. PRR1: byte absolute $65; // Power Reduction Register 1
  69. OSCCAL: byte absolute $66; // Oscillator Calibration Value
  70. BGCR: byte absolute $67; // Reference Voltage Calibration Register
  71. PCICR: byte absolute $68; // Pin Change Interrupt Control Register
  72. EICRA: byte absolute $69; // External Interrupt Control Register A
  73. EICRB: byte absolute $6A; // External Interrupt Control Register B
  74. PCMSK0: byte absolute $6B; // Pin Change Mask Register 0
  75. PCMSK1: byte absolute $6C; // Pin Change Mask Register 1
  76. PCMSK2: byte absolute $6D; // Pin Change Mask Register 2
  77. TIMSK0: byte absolute $6E; // Timer/Counter0 Interrupt Mask Register
  78. TIMSK1: byte absolute $6F; // Timer/Counter1 Interrupt Mask Register
  79. TIMSK2: byte absolute $70; // Timer/Counter Interrupt Mask register
  80. TIMSK3: byte absolute $71; // Timer/Counter3 Interrupt Mask Register
  81. TIMSK4: byte absolute $72; // Timer/Counter4 Interrupt Mask Register
  82. TIMSK5: byte absolute $73; // Timer/Counter5 Interrupt Mask Register
  83. NEMCR: byte absolute $75; // Flash Extended-Mode Control-Register
  84. ADCSRC: byte absolute $77; // The ADC Control and Status Register C
  85. ADC: word absolute $78; // ADC Data Register Bytes
  86. ADCL: byte absolute $78; // ADC Data Register Bytes
  87. ADCH: byte absolute $79; // ADC Data Register Bytes;
  88. ADCSRA: byte absolute $7A; // The ADC Control and Status Register A
  89. ADCSRB: byte absolute $7B; // The ADC Control and Status Register B
  90. ADMUX: byte absolute $7C; // The ADC Multiplexer Selection Register
  91. DIDR2: byte absolute $7D; // Digital Input Disable Register 2
  92. DIDR0: byte absolute $7E; // Digital Input Disable Register 0
  93. DIDR1: byte absolute $7F; // Digital Input Disable Register 1
  94. TCCR1A: byte absolute $80; // Timer/Counter1 Control Register A
  95. TCCR1B: byte absolute $81; // Timer/Counter1 Control Register B
  96. TCCR1C: byte absolute $82; // Timer/Counter1 Control Register C
  97. TCNT1: word absolute $84; // Timer/Counter1 Bytes
  98. TCNT1L: byte absolute $84; // Timer/Counter1 Bytes
  99. TCNT1H: byte absolute $85; // Timer/Counter1 Bytes;
  100. ICR1: word absolute $86; // Timer/Counter1 Input Capture Register Bytes
  101. ICR1L: byte absolute $86; // Timer/Counter1 Input Capture Register Bytes
  102. ICR1H: byte absolute $87; // Timer/Counter1 Input Capture Register Bytes;
  103. OCR1A: word absolute $88; // Timer/Counter1 Output Compare Register A Bytes
  104. OCR1AL: byte absolute $88; // Timer/Counter1 Output Compare Register A Bytes
  105. OCR1AH: byte absolute $89; // Timer/Counter1 Output Compare Register A Bytes;
  106. OCR1B: word absolute $8A; // Timer/Counter1 Output Compare Register B Bytes
  107. OCR1BL: byte absolute $8A; // Timer/Counter1 Output Compare Register B Bytes
  108. OCR1BH: byte absolute $8B; // Timer/Counter1 Output Compare Register B Bytes;
  109. OCR1C: word absolute $8C; // Timer/Counter1 Output Compare Register C Bytes
  110. OCR1CL: byte absolute $8C; // Timer/Counter1 Output Compare Register C Bytes
  111. OCR1CH: byte absolute $8D; // Timer/Counter1 Output Compare Register C Bytes;
  112. TCCR3A: byte absolute $90; // Timer/Counter3 Control Register A
  113. TCCR3B: byte absolute $91; // Timer/Counter3 Control Register B
  114. TCCR3C: byte absolute $92; // Timer/Counter3 Control Register C
  115. TCNT3: word absolute $94; // Timer/Counter3 Bytes
  116. TCNT3L: byte absolute $94; // Timer/Counter3 Bytes
  117. TCNT3H: byte absolute $95; // Timer/Counter3 Bytes;
  118. ICR3: word absolute $96; // Timer/Counter3 Input Capture Register Bytes
  119. ICR3L: byte absolute $96; // Timer/Counter3 Input Capture Register Bytes
  120. ICR3H: byte absolute $97; // Timer/Counter3 Input Capture Register Bytes;
  121. OCR3A: word absolute $98; // Timer/Counter3 Output Compare Register A Bytes
  122. OCR3AL: byte absolute $98; // Timer/Counter3 Output Compare Register A Bytes
  123. OCR3AH: byte absolute $99; // Timer/Counter3 Output Compare Register A Bytes;
  124. OCR3B: word absolute $9A; // Timer/Counter3 Output Compare Register B Bytes
  125. OCR3BL: byte absolute $9A; // Timer/Counter3 Output Compare Register B Bytes
  126. OCR3BH: byte absolute $9B; // Timer/Counter3 Output Compare Register B Bytes;
  127. OCR3C: word absolute $9C; // Timer/Counter3 Output Compare Register C Bytes
  128. OCR3CL: byte absolute $9C; // Timer/Counter3 Output Compare Register C Bytes
  129. OCR3CH: byte absolute $9D; // Timer/Counter3 Output Compare Register C Bytes;
  130. TCCR4A: byte absolute $A0; // Timer/Counter4 Control Register A
  131. TCCR4B: byte absolute $A1; // Timer/Counter4 Control Register B
  132. TCCR4C: byte absolute $A2; // Timer/Counter4 Control Register C
  133. TCNT4: word absolute $A4; // Timer/Counter4 Bytes
  134. TCNT4L: byte absolute $A4; // Timer/Counter4 Bytes
  135. TCNT4H: byte absolute $A5; // Timer/Counter4 Bytes;
  136. ICR4: word absolute $A6; // Timer/Counter4 Input Capture Register Bytes
  137. ICR4L: byte absolute $A6; // Timer/Counter4 Input Capture Register Bytes
  138. ICR4H: byte absolute $A7; // Timer/Counter4 Input Capture Register Bytes;
  139. OCR4A: word absolute $A8; // Timer/Counter4 Output Compare Register A Bytes
  140. OCR4AL: byte absolute $A8; // Timer/Counter4 Output Compare Register A Bytes
  141. OCR4AH: byte absolute $A9; // Timer/Counter4 Output Compare Register A Bytes;
  142. OCR4B: word absolute $AA; // Timer/Counter4 Output Compare Register B Bytes
  143. OCR4BL: byte absolute $AA; // Timer/Counter4 Output Compare Register B Bytes
  144. OCR4BH: byte absolute $AB; // Timer/Counter4 Output Compare Register B Bytes;
  145. OCR4C: word absolute $AC; // Timer/Counter4 Output Compare Register C Bytes
  146. OCR4CL: byte absolute $AC; // Timer/Counter4 Output Compare Register C Bytes
  147. OCR4CH: byte absolute $AD; // Timer/Counter4 Output Compare Register C Bytes;
  148. TCCR2A: byte absolute $B0; // Timer/Counter2 Control Register A
  149. TCCR2B: byte absolute $B1; // Timer/Counter2 Control Register B
  150. TCNT2: byte absolute $B2; // Timer/Counter2
  151. OCR2A: byte absolute $B3; // Timer/Counter2 Output Compare Register A
  152. OCR2B: byte absolute $B4; // Timer/Counter2 Output Compare Register B
  153. ASSR: byte absolute $B6; // Asynchronous Status Register
  154. TWBR: byte absolute $B8; // TWI Bit Rate Register
  155. TWSR: byte absolute $B9; // TWI Status Register
  156. TWAR: byte absolute $BA; // TWI (Slave) Address Register
  157. TWDR: byte absolute $BB; // TWI Data Register
  158. TWCR: byte absolute $BC; // TWI Control Register
  159. TWAMR: byte absolute $BD; // TWI (Slave) Address Mask Register
  160. IRQ_MASK1: byte absolute $BE; // Transceiver Interrupt Enable Register 1
  161. IRQ_STATUS1: byte absolute $BF; // Transceiver Interrupt Status Register 1
  162. UCSR0A: byte absolute $C0; // USART0 MSPIM Control and Status Register A
  163. UCSR0B: byte absolute $C1; // USART0 MSPIM Control and Status Register B
  164. UCSR0C: byte absolute $C2; // USART0 MSPIM Control and Status Register C
  165. UBRR0: word absolute $C4; // USART0 Baud Rate Register Bytes
  166. UBRR0L: byte absolute $C4; // USART0 Baud Rate Register Bytes
  167. UBRR0H: byte absolute $C5; // USART0 Baud Rate Register Bytes;
  168. UDR0: byte absolute $C6; // USART0 I/O Data Register
  169. UCSR1A: byte absolute $C8; // USART1 MSPIM Control and Status Register A
  170. UCSR1B: byte absolute $C9; // USART1 MSPIM Control and Status Register B
  171. UCSR1C: byte absolute $CA; // USART1 MSPIM Control and Status Register C
  172. UBRR1: word absolute $CC; // USART1 Baud Rate Register Bytes
  173. UBRR1L: byte absolute $CC; // USART1 Baud Rate Register Bytes
  174. UBRR1H: byte absolute $CD; // USART1 Baud Rate Register Bytes;
  175. UDR1: byte absolute $CE; // USART1 I/O Data Register
  176. SCRSTRLL: byte absolute $D7; // Symbol Counter Received Frame Timestamp Register LL-Byte
  177. SCRSTRLH: byte absolute $D8; // Symbol Counter Received Frame Timestamp Register LH-Byte
  178. SCRSTRHL: byte absolute $D9; // Symbol Counter Received Frame Timestamp Register HL-Byte
  179. SCRSTRHH: byte absolute $DA; // Symbol Counter Received Frame Timestamp Register HH-Byte
  180. SCCSR: byte absolute $DB; // Symbol Counter Compare Source Register
  181. SCCR0: byte absolute $DC; // Symbol Counter Control Register 0
  182. SCCR1: byte absolute $DD; // Symbol Counter Control Register 1
  183. SCSR: byte absolute $DE; // Symbol Counter Status Register
  184. SCIRQM: byte absolute $DF; // Symbol Counter Interrupt Mask Register
  185. SCIRQS: byte absolute $E0; // Symbol Counter Interrupt Status Register
  186. SCCNTLL: byte absolute $E1; // Symbol Counter Register LL-Byte
  187. SCCNTLH: byte absolute $E2; // Symbol Counter Register LH-Byte
  188. SCCNTHL: byte absolute $E3; // Symbol Counter Register HL-Byte
  189. SCCNTHH: byte absolute $E4; // Symbol Counter Register HH-Byte
  190. SCBTSRLL: byte absolute $E5; // Symbol Counter Beacon Timestamp Register LL-Byte
  191. SCBTSRLH: byte absolute $E6; // Symbol Counter Beacon Timestamp Register LH-Byte
  192. SCBTSRHL: byte absolute $E7; // Symbol Counter Beacon Timestamp Register HL-Byte
  193. SCBTSRHH: byte absolute $E8; // Symbol Counter Beacon Timestamp Register HH-Byte
  194. SCTSRLL: byte absolute $E9; // Symbol Counter Frame Timestamp Register LL-Byte
  195. SCTSRLH: byte absolute $EA; // Symbol Counter Frame Timestamp Register LH-Byte
  196. SCTSRHL: byte absolute $EB; // Symbol Counter Frame Timestamp Register HL-Byte
  197. SCTSRHH: byte absolute $EC; // Symbol Counter Frame Timestamp Register HH-Byte
  198. SCOCR3LL: byte absolute $ED; // Symbol Counter Output Compare Register 3 LL-Byte
  199. SCOCR3LH: byte absolute $EE; // Symbol Counter Output Compare Register 3 LH-Byte
  200. SCOCR3HL: byte absolute $EF; // Symbol Counter Output Compare Register 3 HL-Byte
  201. SCOCR3HH: byte absolute $F0; // Symbol Counter Output Compare Register 3 HH-Byte
  202. SCOCR2LL: byte absolute $F1; // Symbol Counter Output Compare Register 2 LL-Byte
  203. SCOCR2LH: byte absolute $F2; // Symbol Counter Output Compare Register 2 LH-Byte
  204. SCOCR2HL: byte absolute $F3; // Symbol Counter Output Compare Register 2 HL-Byte
  205. SCOCR2HH: byte absolute $F4; // Symbol Counter Output Compare Register 2 HH-Byte
  206. SCOCR1LL: byte absolute $F5; // Symbol Counter Output Compare Register 1 LL-Byte
  207. SCOCR1LH: byte absolute $F6; // Symbol Counter Output Compare Register 1 LH-Byte
  208. SCOCR1HL: byte absolute $F7; // Symbol Counter Output Compare Register 1 HL-Byte
  209. SCOCR1HH: byte absolute $F8; // Symbol Counter Output Compare Register 1 HH-Byte
  210. SCTSTRLL: byte absolute $F9; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  211. SCTSTRLH: byte absolute $FA; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  212. SCTSTRHL: byte absolute $FB; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  213. SCTSTRHH: byte absolute $FC; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  214. MAFCR0: byte absolute $10C; // Multiple Address Filter Configuration Register 0
  215. MAFCR1: byte absolute $10D; // Multiple Address Filter Configuration Register 1
  216. MAFSA0L: byte absolute $10E; // Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)
  217. MAFSA0H: byte absolute $10F; // Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)
  218. MAFPA0L: byte absolute $110; // Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)
  219. MAFPA0H: byte absolute $111; // Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)
  220. MAFSA1L: byte absolute $112; // Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)
  221. MAFSA1H: byte absolute $113; // Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)
  222. MAFPA1L: byte absolute $114; // Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)
  223. MAFPA1H: byte absolute $115; // Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)
  224. MAFSA2L: byte absolute $116; // Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)
  225. MAFSA2H: byte absolute $117; // Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)
  226. MAFPA2L: byte absolute $118; // Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)
  227. MAFPA2H: byte absolute $119; // Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)
  228. MAFSA3L: byte absolute $11A; // Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)
  229. MAFSA3H: byte absolute $11B; // Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)
  230. MAFPA3L: byte absolute $11C; // Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)
  231. MAFPA3H: byte absolute $11D; // Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)
  232. TCCR5A: byte absolute $120; // Timer/Counter5 Control Register A
  233. TCCR5B: byte absolute $121; // Timer/Counter5 Control Register B
  234. TCCR5C: byte absolute $122; // Timer/Counter5 Control Register C
  235. TCNT5: word absolute $124; // Timer/Counter5 Bytes
  236. TCNT5L: byte absolute $124; // Timer/Counter5 Bytes
  237. TCNT5H: byte absolute $125; // Timer/Counter5 Bytes;
  238. ICR5: word absolute $126; // Timer/Counter5 Input Capture Register Bytes
  239. ICR5L: byte absolute $126; // Timer/Counter5 Input Capture Register Bytes
  240. ICR5H: byte absolute $127; // Timer/Counter5 Input Capture Register Bytes;
  241. OCR5A: word absolute $128; // Timer/Counter5 Output Compare Register A Bytes
  242. OCR5AL: byte absolute $128; // Timer/Counter5 Output Compare Register A Bytes
  243. OCR5AH: byte absolute $129; // Timer/Counter5 Output Compare Register A Bytes;
  244. OCR5B: word absolute $12A; // Timer/Counter5 Output Compare Register B Bytes
  245. OCR5BL: byte absolute $12A; // Timer/Counter5 Output Compare Register B Bytes
  246. OCR5BH: byte absolute $12B; // Timer/Counter5 Output Compare Register B Bytes;
  247. OCR5C: word absolute $12C; // Timer/Counter5 Output Compare Register C Bytes
  248. OCR5CL: byte absolute $12C; // Timer/Counter5 Output Compare Register C Bytes
  249. OCR5CH: byte absolute $12D; // Timer/Counter5 Output Compare Register C Bytes;
  250. LLCR: byte absolute $12F; // Low Leakage Voltage Regulator Control Register
  251. LLDRL: byte absolute $130; // Low Leakage Voltage Regulator Data Register (Low-Byte)
  252. LLDRH: byte absolute $131; // Low Leakage Voltage Regulator Data Register (High-Byte)
  253. DRTRAM3: byte absolute $132; // Data Retention Configuration Register #3
  254. DRTRAM2: byte absolute $133; // Data Retention Configuration Register #2
  255. DRTRAM1: byte absolute $134; // Data Retention Configuration Register #1
  256. DRTRAM0: byte absolute $135; // Data Retention Configuration Register #0
  257. DPDS0: byte absolute $136; // Port Driver Strength Register 0
  258. DPDS1: byte absolute $137; // Port Driver Strength Register 1
  259. PARCR: byte absolute $138; // Power Amplifier Ramp up/down Control Register
  260. TRXPR: byte absolute $139; // Transceiver Pin Register
  261. AES_CTRL: byte absolute $13C; // AES Control Register
  262. AES_STATUS: byte absolute $13D; // AES Status Register
  263. AES_STATE: byte absolute $13E; // AES Plain and Cipher Text Buffer Register
  264. AES_KEY: byte absolute $13F; // AES Encryption and Decryption Key Buffer Register
  265. TRX_STATUS: byte absolute $141; // Transceiver Status Register
  266. TRX_STATE: byte absolute $142; // Transceiver State Control Register
  267. TRX_CTRL_0: byte absolute $143; // Reserved
  268. TRX_CTRL_1: byte absolute $144; // Transceiver Control Register 1
  269. PHY_TX_PWR: byte absolute $145; // Transceiver Transmit Power Control Register
  270. PHY_RSSI: byte absolute $146; // Receiver Signal Strength Indicator Register
  271. PHY_ED_LEVEL: byte absolute $147; // Transceiver Energy Detection Level Register
  272. PHY_CC_CCA: byte absolute $148; // Transceiver Clear Channel Assessment (CCA) Control Register
  273. CCA_THRES: byte absolute $149; // Transceiver CCA Threshold Setting Register
  274. RX_CTRL: byte absolute $14A; // Transceiver Receive Control Register
  275. SFD_VALUE: byte absolute $14B; // Start of Frame Delimiter Value Register
  276. TRX_CTRL_2: byte absolute $14C; // Transceiver Control Register 2
  277. ANT_DIV: byte absolute $14D; // Antenna Diversity Control Register
  278. IRQ_MASK: byte absolute $14E; // Transceiver Interrupt Enable Register
  279. IRQ_STATUS: byte absolute $14F; // Transceiver Interrupt Status Register
  280. VREG_CTRL: byte absolute $150; // Voltage Regulator Control and Status Register
  281. BATMON: byte absolute $151; // Battery Monitor Control and Status Register
  282. XOSC_CTRL: byte absolute $152; // Crystal Oscillator Control Register
  283. CC_CTRL_0: byte absolute $153; // Channel Control Register 0
  284. CC_CTRL_1: byte absolute $154; // Channel Control Register 1
  285. RX_SYN: byte absolute $155; // Transceiver Receiver Sensitivity Control Register
  286. TRX_RPC: byte absolute $156; // Transceiver Reduced Power Consumption Control
  287. XAH_CTRL_1: byte absolute $157; // Transceiver Acknowledgment Frame Control Register 1
  288. FTN_CTRL: byte absolute $158; // Transceiver Filter Tuning Control Register
  289. PLL_CF: byte absolute $15A; // Transceiver Center Frequency Calibration Control Register
  290. PLL_DCU: byte absolute $15B; // Transceiver Delay Cell Calibration Control Register
  291. PART_NUM: byte absolute $15C; // Device Identification Register (Part Number)
  292. VERSION_NUM: byte absolute $15D; // Device Identification Register (Version Number)
  293. MAN_ID_0: byte absolute $15E; // Device Identification Register (Manufacture ID Low Byte)
  294. MAN_ID_1: byte absolute $15F; // Device Identification Register (Manufacture ID High Byte)
  295. SHORT_ADDR_0: byte absolute $160; // Transceiver MAC Short Address Register (Low Byte)
  296. SHORT_ADDR_1: byte absolute $161; // Transceiver MAC Short Address Register (High Byte)
  297. PAN_ID_0: byte absolute $162; // Transceiver Personal Area Network ID Register (Low Byte)
  298. PAN_ID_1: byte absolute $163; // Transceiver Personal Area Network ID Register (High Byte)
  299. IEEE_ADDR_0: byte absolute $164; // Transceiver MAC IEEE Address Register 0
  300. IEEE_ADDR_1: byte absolute $165; // Transceiver MAC IEEE Address Register 1
  301. IEEE_ADDR_2: byte absolute $166; // Transceiver MAC IEEE Address Register 2
  302. IEEE_ADDR_3: byte absolute $167; // Transceiver MAC IEEE Address Register 3
  303. IEEE_ADDR_4: byte absolute $168; // Transceiver MAC IEEE Address Register 4
  304. IEEE_ADDR_5: byte absolute $169; // Transceiver MAC IEEE Address Register 5
  305. IEEE_ADDR_6: byte absolute $16A; // Transceiver MAC IEEE Address Register 6
  306. IEEE_ADDR_7: byte absolute $16B; // Transceiver MAC IEEE Address Register 7
  307. XAH_CTRL_0: byte absolute $16C; // Transceiver Extended Operating Mode Control Register
  308. CSMA_SEED_0: byte absolute $16D; // Transceiver CSMA-CA Random Number Generator Seed Register
  309. CSMA_SEED_1: byte absolute $16E; // Transceiver Acknowledgment Frame Control Register 2
  310. CSMA_BE: byte absolute $16F; // Transceiver CSMA-CA Back-off Exponent Control Register
  311. TST_CTRL_DIGI: byte absolute $176; // Transceiver Digital Test Control Register
  312. TST_RX_LENGTH: byte absolute $17B; // Transceiver Received Frame Length Register
  313. TRXFBST: byte absolute $180; // Start of frame buffer
  314. TRXFBEND: byte absolute $1FF; // End of frame buffer
  315. const
  316. // Port A Data Register
  317. PA0 = $00;
  318. PA1 = $01;
  319. PA2 = $02;
  320. PA3 = $03;
  321. PA4 = $04;
  322. PA5 = $05;
  323. PA6 = $06;
  324. PA7 = $07;
  325. // Port B Data Register
  326. PB0 = $00;
  327. PB1 = $01;
  328. PB2 = $02;
  329. PB3 = $03;
  330. PB4 = $04;
  331. PB5 = $05;
  332. PB6 = $06;
  333. PB7 = $07;
  334. // Port C Data Register
  335. PC0 = $00;
  336. PC1 = $01;
  337. PC2 = $02;
  338. PC3 = $03;
  339. PC4 = $04;
  340. PC5 = $05;
  341. PC6 = $06;
  342. PC7 = $07;
  343. // Port D Data Register
  344. PD0 = $00;
  345. PD1 = $01;
  346. PD2 = $02;
  347. PD3 = $03;
  348. PD4 = $04;
  349. PD5 = $05;
  350. PD6 = $06;
  351. PD7 = $07;
  352. // Port E Data Register
  353. PE0 = $00;
  354. PE1 = $01;
  355. PE2 = $02;
  356. PE3 = $03;
  357. PE4 = $04;
  358. PE5 = $05;
  359. PE6 = $06;
  360. PE7 = $07;
  361. // Port F Data Register
  362. PF0 = $00;
  363. PF1 = $01;
  364. PF2 = $02;
  365. PF3 = $03;
  366. PF4 = $04;
  367. PF5 = $05;
  368. PF6 = $06;
  369. PF7 = $07;
  370. // Port G Data Register
  371. PG0 = $00;
  372. PG1 = $01;
  373. PG2 = $02;
  374. PG3 = $03;
  375. PG4 = $04;
  376. PG5 = $05;
  377. PG6 = $06;
  378. PG7 = $07;
  379. // Timer/Counter0 Interrupt Flag Register
  380. TOV0 = $00;
  381. OCF0A = $01;
  382. OCF0B = $02;
  383. // Timer/Counter1 Interrupt Flag Register
  384. TOV1 = $00;
  385. OCF1A = $01;
  386. OCF1B = $02;
  387. OCF1C = $03;
  388. ICF1 = $05;
  389. // Timer/Counter Interrupt Flag Register
  390. TOV2 = $00;
  391. OCF2A = $01;
  392. OCF2B = $02;
  393. // Timer/Counter3 Interrupt Flag Register
  394. TOV3 = $00;
  395. OCF3A = $01;
  396. OCF3B = $02;
  397. OCF3C = $03;
  398. ICF3 = $05;
  399. // Timer/Counter4 Interrupt Flag Register
  400. TOV4 = $00;
  401. OCF4A = $01;
  402. OCF4B = $02;
  403. OCF4C = $03;
  404. ICF4 = $05;
  405. // Timer/Counter5 Interrupt Flag Register
  406. TOV5 = $00;
  407. OCF5A = $01;
  408. OCF5B = $02;
  409. OCF5C = $03;
  410. ICF5 = $05;
  411. // Pin Change Interrupt Flag Register
  412. PCIF0 = $00; // Pin Change Interrupt Flags
  413. PCIF1 = $01; // Pin Change Interrupt Flags
  414. PCIF2 = $02; // Pin Change Interrupt Flags
  415. // External Interrupt Flag Register
  416. INTF0 = $00; // External Interrupt Flag
  417. INTF1 = $01; // External Interrupt Flag
  418. INTF2 = $02; // External Interrupt Flag
  419. INTF3 = $03; // External Interrupt Flag
  420. INTF4 = $04; // External Interrupt Flag
  421. INTF5 = $05; // External Interrupt Flag
  422. INTF6 = $06; // External Interrupt Flag
  423. INTF7 = $07; // External Interrupt Flag
  424. // External Interrupt Mask Register
  425. INT0 = $00; // External Interrupt Request Enable
  426. INT1 = $01; // External Interrupt Request Enable
  427. INT2 = $02; // External Interrupt Request Enable
  428. INT3 = $03; // External Interrupt Request Enable
  429. INT4 = $04; // External Interrupt Request Enable
  430. INT5 = $05; // External Interrupt Request Enable
  431. INT6 = $06; // External Interrupt Request Enable
  432. INT7 = $07; // External Interrupt Request Enable
  433. // General Purpose IO Register 0
  434. GPIOR00 = $00;
  435. GPIOR01 = $01;
  436. GPIOR02 = $02;
  437. GPIOR03 = $03;
  438. GPIOR04 = $04;
  439. GPIOR05 = $05;
  440. GPIOR06 = $06;
  441. GPIOR07 = $07;
  442. // EEPROM Control Register
  443. EERE = $00;
  444. EEPE = $01;
  445. EEMPE = $02;
  446. EERIE = $03;
  447. EEPM0 = $04; // EEPROM Programming Mode
  448. EEPM1 = $05; // EEPROM Programming Mode
  449. // General Timer Counter Control register
  450. PSRSYNC = $00;
  451. PSRASY = $01;
  452. TSM = $07;
  453. // Timer/Counter0 Control Register A
  454. WGM00 = $00; // Waveform Generation Mode
  455. WGM01 = $01; // Waveform Generation Mode
  456. COM0B0 = $04; // Compare Match Output B Mode
  457. COM0B1 = $05; // Compare Match Output B Mode
  458. COM0A0 = $06; // Compare Match Output A Mode
  459. COM0A1 = $07; // Compare Match Output A Mode
  460. // Timer/Counter0 Control Register B
  461. CS00 = $00; // Clock Select
  462. CS01 = $01; // Clock Select
  463. CS02 = $02; // Clock Select
  464. WGM02 = $03;
  465. FOC0B = $06;
  466. FOC0A = $07;
  467. // General Purpose I/O Register 2
  468. GPIOR20 = $00; // General Purpose I/O Register 2 Value
  469. GPIOR21 = $01; // General Purpose I/O Register 2 Value
  470. GPIOR22 = $02; // General Purpose I/O Register 2 Value
  471. GPIOR23 = $03; // General Purpose I/O Register 2 Value
  472. GPIOR24 = $04; // General Purpose I/O Register 2 Value
  473. GPIOR25 = $05; // General Purpose I/O Register 2 Value
  474. GPIOR26 = $06; // General Purpose I/O Register 2 Value
  475. GPIOR27 = $07; // General Purpose I/O Register 2 Value
  476. // SPI Control Register
  477. SPR0 = $00; // SPI Clock Rate Select 1 and 0
  478. SPR1 = $01; // SPI Clock Rate Select 1 and 0
  479. CPHA = $02;
  480. CPOL = $03;
  481. MSTR = $04;
  482. DORD = $05;
  483. SPE = $06;
  484. SPIE = $07;
  485. // SPI Status Register
  486. SPI2X = $00;
  487. WCOL = $06;
  488. SPIF = $07;
  489. // Analog Comparator Control And Status Register
  490. ACIS0 = $00; // Analog Comparator Interrupt Mode Select
  491. ACIS1 = $01; // Analog Comparator Interrupt Mode Select
  492. ACIC = $02;
  493. ACIE = $03;
  494. ACI = $04;
  495. ACO = $05;
  496. ACBG = $06;
  497. ACD = $07;
  498. // On-Chip Debug Register
  499. OCDR0 = $00; // On-Chip Debug Register Data
  500. OCDR1 = $01; // On-Chip Debug Register Data
  501. OCDR2 = $02; // On-Chip Debug Register Data
  502. OCDR3 = $03; // On-Chip Debug Register Data
  503. OCDR4 = $04; // On-Chip Debug Register Data
  504. OCDR5 = $05; // On-Chip Debug Register Data
  505. OCDR6 = $06; // On-Chip Debug Register Data
  506. OCDR7 = $07; // On-Chip Debug Register Data
  507. // Sleep Mode Control Register
  508. SE = $00;
  509. SM0 = $01; // Sleep Mode Select bits
  510. SM1 = $02; // Sleep Mode Select bits
  511. SM2 = $03; // Sleep Mode Select bits
  512. // MCU Status Register
  513. PORF = $00;
  514. EXTRF = $01;
  515. BORF = $02;
  516. WDRF = $03;
  517. JTRF = $04;
  518. // MCU Control Register
  519. IVCE = $00;
  520. IVSEL = $01;
  521. PUD = $04;
  522. JTD = $07;
  523. // Store Program Memory Control Register
  524. SPMEN = $00;
  525. PGERS = $01;
  526. PGWRT = $02;
  527. BLBSET = $03;
  528. RWWSRE = $04;
  529. SIGRD = $05;
  530. RWWSB = $06;
  531. SPMIE = $07;
  532. // Extended Z-pointer Register for ELPM/SPM
  533. RAMPZ0 = $00; // Extended Z-Pointer Value
  534. RAMPZ1 = $01; // Extended Z-Pointer Value
  535. // Status Register
  536. C = $00;
  537. Z = $01;
  538. N = $02;
  539. V = $03;
  540. S = $04;
  541. H = $05;
  542. T = $06;
  543. I = $07;
  544. // Watchdog Timer Control Register
  545. WDE = $03;
  546. WDCE = $04;
  547. WDP0 = $00; // Watchdog Timer Prescaler Bits
  548. WDP1 = $01; // Watchdog Timer Prescaler Bits
  549. WDP2 = $02; // Watchdog Timer Prescaler Bits
  550. WDP3 = $05; // Watchdog Timer Prescaler Bits
  551. WDIE = $06;
  552. WDIF = $07;
  553. // Clock Prescale Register
  554. CLKPS0 = $00; // Clock Prescaler Select Bits
  555. CLKPS1 = $01; // Clock Prescaler Select Bits
  556. CLKPS2 = $02; // Clock Prescaler Select Bits
  557. CLKPS3 = $03; // Clock Prescaler Select Bits
  558. CLKPCE = $07;
  559. // Power Reduction Register 2
  560. PRRAM0 = $00;
  561. PRRAM1 = $01;
  562. PRRAM2 = $02;
  563. PRRAM3 = $03;
  564. // Power Reduction Register0
  565. PRADC = $00;
  566. PRUSART0 = $01;
  567. PRSPI = $02;
  568. PRTIM1 = $03;
  569. PRPGA = $04;
  570. PRTIM0 = $05;
  571. PRTIM2 = $06;
  572. PRTWI = $07;
  573. // Power Reduction Register 1
  574. PRUSART1 = $00;
  575. PRTIM3 = $03;
  576. PRTIM4 = $04;
  577. PRTIM5 = $05;
  578. PRTRX24 = $06;
  579. // Oscillator Calibration Value
  580. CAL0 = $00; // Oscillator Calibration Tuning Value
  581. CAL1 = $01; // Oscillator Calibration Tuning Value
  582. CAL2 = $02; // Oscillator Calibration Tuning Value
  583. CAL3 = $03; // Oscillator Calibration Tuning Value
  584. CAL4 = $04; // Oscillator Calibration Tuning Value
  585. CAL5 = $05; // Oscillator Calibration Tuning Value
  586. CAL6 = $06; // Oscillator Calibration Tuning Value
  587. CAL7 = $07; // Oscillator Calibration Tuning Value
  588. // Reference Voltage Calibration Register
  589. BGCAL0 = $00; // Coarse Calibration Bits
  590. BGCAL1 = $01; // Coarse Calibration Bits
  591. BGCAL2 = $02; // Coarse Calibration Bits
  592. BGCAL_FINE0 = $03; // Fine Calibration Bits
  593. BGCAL_FINE1 = $04; // Fine Calibration Bits
  594. BGCAL_FINE2 = $05; // Fine Calibration Bits
  595. BGCAL_FINE3 = $06; // Fine Calibration Bits
  596. // Pin Change Interrupt Control Register
  597. PCIE0 = $00; // Pin Change Interrupt Enables
  598. PCIE1 = $01; // Pin Change Interrupt Enables
  599. PCIE2 = $02; // Pin Change Interrupt Enables
  600. // External Interrupt Control Register A
  601. ISC00 = $00; // External Interrupt 0 Sense Control Bit
  602. ISC01 = $01; // External Interrupt 0 Sense Control Bit
  603. ISC10 = $02; // External Interrupt 1 Sense Control Bit
  604. ISC11 = $03; // External Interrupt 1 Sense Control Bit
  605. ISC20 = $04; // External Interrupt 2 Sense Control Bit
  606. ISC21 = $05; // External Interrupt 2 Sense Control Bit
  607. ISC30 = $06; // External Interrupt 3 Sense Control Bit
  608. ISC31 = $07; // External Interrupt 3 Sense Control Bit
  609. // External Interrupt Control Register B
  610. ISC40 = $00; // External Interrupt 4 Sense Control Bit
  611. ISC41 = $01; // External Interrupt 4 Sense Control Bit
  612. ISC50 = $02; // External Interrupt 5 Sense Control Bit
  613. ISC51 = $03; // External Interrupt 5 Sense Control Bit
  614. ISC60 = $04; // External Interrupt 6 Sense Control Bit
  615. ISC61 = $05; // External Interrupt 6 Sense Control Bit
  616. ISC70 = $06; // External Interrupt 7 Sense Control Bit
  617. ISC71 = $07; // External Interrupt 7 Sense Control Bit
  618. // Pin Change Mask Register 2
  619. PCINT16 = $00; // Pin Change Enable Mask
  620. PCINT17 = $01; // Pin Change Enable Mask
  621. PCINT18 = $02; // Pin Change Enable Mask
  622. PCINT19 = $03; // Pin Change Enable Mask
  623. PCINT20 = $04; // Pin Change Enable Mask
  624. PCINT21 = $05; // Pin Change Enable Mask
  625. PCINT22 = $06; // Pin Change Enable Mask
  626. PCINT23 = $07; // Pin Change Enable Mask
  627. // Timer/Counter0 Interrupt Mask Register
  628. TOIE0 = $00;
  629. OCIE0A = $01;
  630. OCIE0B = $02;
  631. // Timer/Counter1 Interrupt Mask Register
  632. TOIE1 = $00;
  633. OCIE1A = $01;
  634. OCIE1B = $02;
  635. OCIE1C = $03;
  636. ICIE1 = $05;
  637. // Timer/Counter Interrupt Mask register
  638. TOIE2 = $00;
  639. OCIE2A = $01;
  640. OCIE2B = $02;
  641. // Timer/Counter3 Interrupt Mask Register
  642. TOIE3 = $00;
  643. OCIE3A = $01;
  644. OCIE3B = $02;
  645. OCIE3C = $03;
  646. ICIE3 = $05;
  647. // Timer/Counter4 Interrupt Mask Register
  648. TOIE4 = $00;
  649. OCIE4A = $01;
  650. OCIE4B = $02;
  651. OCIE4C = $03;
  652. ICIE4 = $05;
  653. // Timer/Counter5 Interrupt Mask Register
  654. TOIE5 = $00;
  655. OCIE5A = $01;
  656. OCIE5B = $02;
  657. OCIE5C = $03;
  658. ICIE5 = $05;
  659. // Flash Extended-Mode Control-Register
  660. AEAM0 = $04; // Address for Extended Address Mode of Extra Rows
  661. AEAM1 = $05; // Address for Extended Address Mode of Extra Rows
  662. ENEAM = $06;
  663. // The ADC Control and Status Register C
  664. ADSUT0 = $00; // ADC Start-up Time
  665. ADSUT1 = $01; // ADC Start-up Time
  666. ADSUT2 = $02; // ADC Start-up Time
  667. ADSUT3 = $03; // ADC Start-up Time
  668. ADSUT4 = $04; // ADC Start-up Time
  669. ADTHT0 = $06; // ADC Track-and-Hold Time
  670. ADTHT1 = $07; // ADC Track-and-Hold Time
  671. // The ADC Control and Status Register A
  672. ADPS0 = $00; // ADC Prescaler Select Bits
  673. ADPS1 = $01; // ADC Prescaler Select Bits
  674. ADPS2 = $02; // ADC Prescaler Select Bits
  675. ADIE = $03;
  676. ADIF = $04;
  677. ADATE = $05;
  678. ADSC = $06;
  679. ADEN = $07;
  680. // The ADC Control and Status Register B
  681. ADTS0 = $00; // ADC Auto Trigger Source
  682. ADTS1 = $01; // ADC Auto Trigger Source
  683. ADTS2 = $02; // ADC Auto Trigger Source
  684. MUX5 = $03;
  685. ACCH = $04;
  686. REFOK = $05;
  687. ACME = $06;
  688. AVDDOK = $07;
  689. // The ADC Multiplexer Selection Register
  690. MUX0 = $00; // Analog Channel and Gain Selection Bits
  691. MUX1 = $01; // Analog Channel and Gain Selection Bits
  692. MUX2 = $02; // Analog Channel and Gain Selection Bits
  693. MUX3 = $03; // Analog Channel and Gain Selection Bits
  694. MUX4 = $04; // Analog Channel and Gain Selection Bits
  695. ADLAR = $05;
  696. REFS0 = $06; // Reference Selection Bits
  697. REFS1 = $07; // Reference Selection Bits
  698. // Digital Input Disable Register 2
  699. ADC8D = $00;
  700. ADC9D = $01;
  701. ADC10D = $02;
  702. ADC11D = $03;
  703. ADC12D = $04;
  704. ADC13D = $05;
  705. ADC14D = $06;
  706. ADC15D = $07;
  707. // Digital Input Disable Register 0
  708. ADC0D = $00;
  709. ADC1D = $01;
  710. ADC2D = $02;
  711. ADC3D = $03;
  712. ADC4D = $04;
  713. ADC5D = $05;
  714. ADC6D = $06;
  715. ADC7D = $07;
  716. // Digital Input Disable Register 1
  717. AIN0D = $00;
  718. AIN1D = $01;
  719. // Timer/Counter1 Control Register A
  720. WGM10 = $00; // Waveform Generation Mode
  721. WGM11 = $01; // Waveform Generation Mode
  722. COM1C0 = $02; // Compare Output Mode for Channel C
  723. COM1C1 = $03; // Compare Output Mode for Channel C
  724. COM1B0 = $04; // Compare Output Mode for Channel B
  725. COM1B1 = $05; // Compare Output Mode for Channel B
  726. COM1A0 = $06; // Compare Output Mode for Channel A
  727. COM1A1 = $07; // Compare Output Mode for Channel A
  728. // Timer/Counter1 Control Register B
  729. CS10 = $00; // Clock Select
  730. CS11 = $01; // Clock Select
  731. CS12 = $02; // Clock Select
  732. ICES1 = $06;
  733. ICNC1 = $07;
  734. // Timer/Counter1 Control Register C
  735. FOC1C = $05;
  736. FOC1B = $06;
  737. FOC1A = $07;
  738. // Timer/Counter3 Control Register A
  739. WGM30 = $00; // Waveform Generation Mode
  740. WGM31 = $01; // Waveform Generation Mode
  741. COM3C0 = $02; // Compare Output Mode for Channel C
  742. COM3C1 = $03; // Compare Output Mode for Channel C
  743. COM3B0 = $04; // Compare Output Mode for Channel B
  744. COM3B1 = $05; // Compare Output Mode for Channel B
  745. COM3A0 = $06; // Compare Output Mode for Channel A
  746. COM3A1 = $07; // Compare Output Mode for Channel A
  747. // Timer/Counter3 Control Register B
  748. CS30 = $00; // Clock Select
  749. CS31 = $01; // Clock Select
  750. CS32 = $02; // Clock Select
  751. ICES3 = $06;
  752. ICNC3 = $07;
  753. // Timer/Counter3 Control Register C
  754. FOC3C = $05;
  755. FOC3B = $06;
  756. FOC3A = $07;
  757. // Timer/Counter4 Control Register A
  758. WGM40 = $00; // Waveform Generation Mode
  759. WGM41 = $01; // Waveform Generation Mode
  760. COM4C0 = $02; // Compare Output Mode for Channel C
  761. COM4C1 = $03; // Compare Output Mode for Channel C
  762. COM4B0 = $04; // Compare Output Mode for Channel B
  763. COM4B1 = $05; // Compare Output Mode for Channel B
  764. COM4A0 = $06; // Compare Output Mode for Channel A
  765. COM4A1 = $07; // Compare Output Mode for Channel A
  766. // Timer/Counter4 Control Register B
  767. CS40 = $00; // Clock Select
  768. CS41 = $01; // Clock Select
  769. CS42 = $02; // Clock Select
  770. ICES4 = $06;
  771. ICNC4 = $07;
  772. // Timer/Counter4 Control Register C
  773. FOC4C = $05;
  774. FOC4B = $06;
  775. FOC4A = $07;
  776. // Timer/Counter2 Control Register A
  777. WGM20 = $00; // Waveform Generation Mode
  778. WGM21 = $01; // Waveform Generation Mode
  779. COM2B0 = $04; // Compare Match Output B Mode
  780. COM2B1 = $05; // Compare Match Output B Mode
  781. COM2A0 = $06; // Compare Match Output A Mode
  782. COM2A1 = $07; // Compare Match Output A Mode
  783. // Timer/Counter2 Control Register B
  784. CS20 = $00; // Clock Select
  785. CS21 = $01; // Clock Select
  786. CS22 = $02; // Clock Select
  787. WGM22 = $03;
  788. FOC2B = $06;
  789. FOC2A = $07;
  790. // Asynchronous Status Register
  791. TCR2BUB = $00;
  792. TCR2AUB = $01;
  793. OCR2BUB = $02;
  794. OCR2AUB = $03;
  795. TCN2UB = $04;
  796. AS2 = $05;
  797. EXCLK = $06;
  798. EXCLKAMR = $07;
  799. // TWI Status Register
  800. TWPS0 = $00; // TWI Prescaler Bits
  801. TWPS1 = $01; // TWI Prescaler Bits
  802. TWS3 = $03; // TWI Status
  803. TWS4 = $04; // TWI Status
  804. TWS5 = $05; // TWI Status
  805. TWS6 = $06; // TWI Status
  806. TWS7 = $07; // TWI Status
  807. // TWI (Slave) Address Register
  808. TWGCE = $00;
  809. TWA0 = $01; // TWI (Slave) Address
  810. TWA1 = $02; // TWI (Slave) Address
  811. TWA2 = $03; // TWI (Slave) Address
  812. TWA3 = $04; // TWI (Slave) Address
  813. TWA4 = $05; // TWI (Slave) Address
  814. TWA5 = $06; // TWI (Slave) Address
  815. TWA6 = $07; // TWI (Slave) Address
  816. // TWI Control Register
  817. TWIE = $00;
  818. TWEN = $02;
  819. TWWC = $03;
  820. TWSTO = $04;
  821. TWSTA = $05;
  822. TWEA = $06;
  823. TWINT = $07;
  824. // TWI (Slave) Address Mask Register
  825. Res = $00;
  826. TWAM0 = $01; // TWI Address Mask
  827. TWAM1 = $02; // TWI Address Mask
  828. TWAM2 = $03; // TWI Address Mask
  829. TWAM3 = $04; // TWI Address Mask
  830. TWAM4 = $05; // TWI Address Mask
  831. TWAM5 = $06; // TWI Address Mask
  832. TWAM6 = $07; // TWI Address Mask
  833. // Transceiver Interrupt Enable Register 1
  834. TX_START_EN = $00;
  835. MAF_0_AMI_EN = $01;
  836. MAF_1_AMI_EN = $02;
  837. MAF_2_AMI_EN = $03;
  838. MAF_3_AMI_EN = $04;
  839. // Transceiver Interrupt Status Register 1
  840. TX_START = $00;
  841. MAF_0_AMI = $01;
  842. MAF_1_AMI = $02;
  843. MAF_2_AMI = $03;
  844. MAF_3_AMI = $04;
  845. // USART0 MSPIM Control and Status Register A
  846. MPCM0 = $00;
  847. U2X0 = $01;
  848. UPE0 = $02;
  849. DOR0 = $03;
  850. FE0 = $04;
  851. UDRE0 = $05;
  852. TXC0 = $06;
  853. RXC0 = $07;
  854. // USART0 MSPIM Control and Status Register B
  855. TXB80 = $00;
  856. RXB80 = $01;
  857. UCSZ02 = $02;
  858. TXEN0 = $03;
  859. RXEN0 = $04;
  860. UDRIE0 = $05;
  861. TXCIE0 = $06;
  862. RXCIE0 = $07;
  863. // USART0 MSPIM Control and Status Register C
  864. UCPOL0 = $00;
  865. UCPHA0 = $01;
  866. UDORD0 = $02;
  867. UCSZ00 = $01; // Character Size
  868. UCSZ01 = $02; // Character Size
  869. USBS0 = $03;
  870. UPM00 = $04; // Parity Mode
  871. UPM01 = $05; // Parity Mode
  872. UMSEL00 = $06; // USART Mode Select
  873. UMSEL01 = $07; // USART Mode Select
  874. // USART1 MSPIM Control and Status Register A
  875. MPCM1 = $00;
  876. U2X1 = $01;
  877. UPE1 = $02;
  878. DOR1 = $03;
  879. FE1 = $04;
  880. UDRE1 = $05;
  881. TXC1 = $06;
  882. RXC1 = $07;
  883. // USART1 MSPIM Control and Status Register B
  884. TXB81 = $00;
  885. RXB81 = $01;
  886. UCSZ12 = $02;
  887. TXEN1 = $03;
  888. RXEN1 = $04;
  889. UDRIE1 = $05;
  890. TXCIE1 = $06;
  891. RXCIE1 = $07;
  892. // USART1 MSPIM Control and Status Register C
  893. UCPOL1 = $00;
  894. UCPHA1 = $01;
  895. UDORD1 = $02;
  896. UCSZ10 = $01; // Character Size
  897. UCSZ11 = $02; // Character Size
  898. USBS1 = $03;
  899. UPM10 = $04; // Parity Mode
  900. UPM11 = $05; // Parity Mode
  901. UMSEL10 = $06; // USART Mode Select
  902. UMSEL11 = $07; // USART Mode Select
  903. // Symbol Counter Received Frame Timestamp Register LL-Byte
  904. SCRSTRLL0 = $00; // Symbol Counter Received Frame Timestamp Register LL-Byte
  905. SCRSTRLL1 = $01; // Symbol Counter Received Frame Timestamp Register LL-Byte
  906. SCRSTRLL2 = $02; // Symbol Counter Received Frame Timestamp Register LL-Byte
  907. SCRSTRLL3 = $03; // Symbol Counter Received Frame Timestamp Register LL-Byte
  908. SCRSTRLL4 = $04; // Symbol Counter Received Frame Timestamp Register LL-Byte
  909. SCRSTRLL5 = $05; // Symbol Counter Received Frame Timestamp Register LL-Byte
  910. SCRSTRLL6 = $06; // Symbol Counter Received Frame Timestamp Register LL-Byte
  911. SCRSTRLL7 = $07; // Symbol Counter Received Frame Timestamp Register LL-Byte
  912. // Symbol Counter Received Frame Timestamp Register LH-Byte
  913. SCRSTRLH0 = $00; // Symbol Counter Received Frame Timestamp Register LH-Byte
  914. SCRSTRLH1 = $01; // Symbol Counter Received Frame Timestamp Register LH-Byte
  915. SCRSTRLH2 = $02; // Symbol Counter Received Frame Timestamp Register LH-Byte
  916. SCRSTRLH3 = $03; // Symbol Counter Received Frame Timestamp Register LH-Byte
  917. SCRSTRLH4 = $04; // Symbol Counter Received Frame Timestamp Register LH-Byte
  918. SCRSTRLH5 = $05; // Symbol Counter Received Frame Timestamp Register LH-Byte
  919. SCRSTRLH6 = $06; // Symbol Counter Received Frame Timestamp Register LH-Byte
  920. SCRSTRLH7 = $07; // Symbol Counter Received Frame Timestamp Register LH-Byte
  921. // Symbol Counter Received Frame Timestamp Register HL-Byte
  922. SCRSTRHL0 = $00; // Symbol Counter Received Frame Timestamp Register HL-Byte
  923. SCRSTRHL1 = $01; // Symbol Counter Received Frame Timestamp Register HL-Byte
  924. SCRSTRHL2 = $02; // Symbol Counter Received Frame Timestamp Register HL-Byte
  925. SCRSTRHL3 = $03; // Symbol Counter Received Frame Timestamp Register HL-Byte
  926. SCRSTRHL4 = $04; // Symbol Counter Received Frame Timestamp Register HL-Byte
  927. SCRSTRHL5 = $05; // Symbol Counter Received Frame Timestamp Register HL-Byte
  928. SCRSTRHL6 = $06; // Symbol Counter Received Frame Timestamp Register HL-Byte
  929. SCRSTRHL7 = $07; // Symbol Counter Received Frame Timestamp Register HL-Byte
  930. // Symbol Counter Received Frame Timestamp Register HH-Byte
  931. SCRSTRHH0 = $00; // Symbol Counter Received Frame Timestamp Register HH-Byte
  932. SCRSTRHH1 = $01; // Symbol Counter Received Frame Timestamp Register HH-Byte
  933. SCRSTRHH2 = $02; // Symbol Counter Received Frame Timestamp Register HH-Byte
  934. SCRSTRHH3 = $03; // Symbol Counter Received Frame Timestamp Register HH-Byte
  935. SCRSTRHH4 = $04; // Symbol Counter Received Frame Timestamp Register HH-Byte
  936. SCRSTRHH5 = $05; // Symbol Counter Received Frame Timestamp Register HH-Byte
  937. SCRSTRHH6 = $06; // Symbol Counter Received Frame Timestamp Register HH-Byte
  938. SCRSTRHH7 = $07; // Symbol Counter Received Frame Timestamp Register HH-Byte
  939. // Symbol Counter Compare Source Register
  940. SCCS10 = $00; // Symbol Counter Compare Source select register for Compare Units
  941. SCCS11 = $01; // Symbol Counter Compare Source select register for Compare Units
  942. SCCS20 = $02; // Symbol Counter Compare Source select register for Compare Unit 2
  943. SCCS21 = $03; // Symbol Counter Compare Source select register for Compare Unit 2
  944. SCCS30 = $04; // Symbol Counter Compare Source select register for Compare Unit 3
  945. SCCS31 = $05; // Symbol Counter Compare Source select register for Compare Unit 3
  946. // Symbol Counter Control Register 0
  947. SCCMP1 = $00; // Symbol Counter Compare Unit 3 Mode select
  948. SCCMP2 = $01; // Symbol Counter Compare Unit 3 Mode select
  949. SCCMP3 = $02; // Symbol Counter Compare Unit 3 Mode select
  950. SCTSE = $03;
  951. SCCKSEL = $04;
  952. SCEN = $05;
  953. SCMBTS = $06;
  954. SCRES = $07;
  955. // Symbol Counter Control Register 1
  956. SCENBO = $00;
  957. SCEECLK = $01;
  958. SCCKDIV0 = $02; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  959. SCCKDIV1 = $03; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  960. SCCKDIV2 = $04; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  961. SCBTSM = $05;
  962. // Symbol Counter Status Register
  963. SCBSY = $00;
  964. // Symbol Counter Interrupt Mask Register
  965. IRQMCP1 = $00; // Symbol Counter Compare Match 3 IRQ enable
  966. IRQMCP2 = $01; // Symbol Counter Compare Match 3 IRQ enable
  967. IRQMCP3 = $02; // Symbol Counter Compare Match 3 IRQ enable
  968. IRQMOF = $03;
  969. IRQMBO = $04;
  970. // Symbol Counter Interrupt Status Register
  971. IRQSCP1 = $00; // Compare Unit 3 Compare Match IRQ
  972. IRQSCP2 = $01; // Compare Unit 3 Compare Match IRQ
  973. IRQSCP3 = $02; // Compare Unit 3 Compare Match IRQ
  974. IRQSOF = $03;
  975. IRQSBO = $04;
  976. // Symbol Counter Register LL-Byte
  977. SCCNTLL0 = $00; // Symbol Counter Register LL-Byte
  978. SCCNTLL1 = $01; // Symbol Counter Register LL-Byte
  979. SCCNTLL2 = $02; // Symbol Counter Register LL-Byte
  980. SCCNTLL3 = $03; // Symbol Counter Register LL-Byte
  981. SCCNTLL4 = $04; // Symbol Counter Register LL-Byte
  982. SCCNTLL5 = $05; // Symbol Counter Register LL-Byte
  983. SCCNTLL6 = $06; // Symbol Counter Register LL-Byte
  984. SCCNTLL7 = $07; // Symbol Counter Register LL-Byte
  985. // Symbol Counter Register LH-Byte
  986. SCCNTLH0 = $00; // Symbol Counter Register LH-Byte
  987. SCCNTLH1 = $01; // Symbol Counter Register LH-Byte
  988. SCCNTLH2 = $02; // Symbol Counter Register LH-Byte
  989. SCCNTLH3 = $03; // Symbol Counter Register LH-Byte
  990. SCCNTLH4 = $04; // Symbol Counter Register LH-Byte
  991. SCCNTLH5 = $05; // Symbol Counter Register LH-Byte
  992. SCCNTLH6 = $06; // Symbol Counter Register LH-Byte
  993. SCCNTLH7 = $07; // Symbol Counter Register LH-Byte
  994. // Symbol Counter Register HL-Byte
  995. SCCNTHL0 = $00; // Symbol Counter Register HL-Byte
  996. SCCNTHL1 = $01; // Symbol Counter Register HL-Byte
  997. SCCNTHL2 = $02; // Symbol Counter Register HL-Byte
  998. SCCNTHL3 = $03; // Symbol Counter Register HL-Byte
  999. SCCNTHL4 = $04; // Symbol Counter Register HL-Byte
  1000. SCCNTHL5 = $05; // Symbol Counter Register HL-Byte
  1001. SCCNTHL6 = $06; // Symbol Counter Register HL-Byte
  1002. SCCNTHL7 = $07; // Symbol Counter Register HL-Byte
  1003. // Symbol Counter Register HH-Byte
  1004. SCCNTHH0 = $00; // Symbol Counter Register HH-Byte
  1005. SCCNTHH1 = $01; // Symbol Counter Register HH-Byte
  1006. SCCNTHH2 = $02; // Symbol Counter Register HH-Byte
  1007. SCCNTHH3 = $03; // Symbol Counter Register HH-Byte
  1008. SCCNTHH4 = $04; // Symbol Counter Register HH-Byte
  1009. SCCNTHH5 = $05; // Symbol Counter Register HH-Byte
  1010. SCCNTHH6 = $06; // Symbol Counter Register HH-Byte
  1011. SCCNTHH7 = $07; // Symbol Counter Register HH-Byte
  1012. // Symbol Counter Beacon Timestamp Register LL-Byte
  1013. SCBTSRLL0 = $00; // Symbol Counter Beacon Timestamp Register LL-Byte
  1014. SCBTSRLL1 = $01; // Symbol Counter Beacon Timestamp Register LL-Byte
  1015. SCBTSRLL2 = $02; // Symbol Counter Beacon Timestamp Register LL-Byte
  1016. SCBTSRLL3 = $03; // Symbol Counter Beacon Timestamp Register LL-Byte
  1017. SCBTSRLL4 = $04; // Symbol Counter Beacon Timestamp Register LL-Byte
  1018. SCBTSRLL5 = $05; // Symbol Counter Beacon Timestamp Register LL-Byte
  1019. SCBTSRLL6 = $06; // Symbol Counter Beacon Timestamp Register LL-Byte
  1020. SCBTSRLL7 = $07; // Symbol Counter Beacon Timestamp Register LL-Byte
  1021. // Symbol Counter Beacon Timestamp Register LH-Byte
  1022. SCBTSRLH0 = $00; // Symbol Counter Beacon Timestamp Register LH-Byte
  1023. SCBTSRLH1 = $01; // Symbol Counter Beacon Timestamp Register LH-Byte
  1024. SCBTSRLH2 = $02; // Symbol Counter Beacon Timestamp Register LH-Byte
  1025. SCBTSRLH3 = $03; // Symbol Counter Beacon Timestamp Register LH-Byte
  1026. SCBTSRLH4 = $04; // Symbol Counter Beacon Timestamp Register LH-Byte
  1027. SCBTSRLH5 = $05; // Symbol Counter Beacon Timestamp Register LH-Byte
  1028. SCBTSRLH6 = $06; // Symbol Counter Beacon Timestamp Register LH-Byte
  1029. SCBTSRLH7 = $07; // Symbol Counter Beacon Timestamp Register LH-Byte
  1030. // Symbol Counter Beacon Timestamp Register HL-Byte
  1031. SCBTSRHL0 = $00; // Symbol Counter Beacon Timestamp Register HL-Byte
  1032. SCBTSRHL1 = $01; // Symbol Counter Beacon Timestamp Register HL-Byte
  1033. SCBTSRHL2 = $02; // Symbol Counter Beacon Timestamp Register HL-Byte
  1034. SCBTSRHL3 = $03; // Symbol Counter Beacon Timestamp Register HL-Byte
  1035. SCBTSRHL4 = $04; // Symbol Counter Beacon Timestamp Register HL-Byte
  1036. SCBTSRHL5 = $05; // Symbol Counter Beacon Timestamp Register HL-Byte
  1037. SCBTSRHL6 = $06; // Symbol Counter Beacon Timestamp Register HL-Byte
  1038. SCBTSRHL7 = $07; // Symbol Counter Beacon Timestamp Register HL-Byte
  1039. // Symbol Counter Beacon Timestamp Register HH-Byte
  1040. SCBTSRHH0 = $00; // Symbol Counter Beacon Timestamp Register HH-Byte
  1041. SCBTSRHH1 = $01; // Symbol Counter Beacon Timestamp Register HH-Byte
  1042. SCBTSRHH2 = $02; // Symbol Counter Beacon Timestamp Register HH-Byte
  1043. SCBTSRHH3 = $03; // Symbol Counter Beacon Timestamp Register HH-Byte
  1044. SCBTSRHH4 = $04; // Symbol Counter Beacon Timestamp Register HH-Byte
  1045. SCBTSRHH5 = $05; // Symbol Counter Beacon Timestamp Register HH-Byte
  1046. SCBTSRHH6 = $06; // Symbol Counter Beacon Timestamp Register HH-Byte
  1047. SCBTSRHH7 = $07; // Symbol Counter Beacon Timestamp Register HH-Byte
  1048. // Symbol Counter Frame Timestamp Register LL-Byte
  1049. SCTSRLL0 = $00; // Symbol Counter Frame Timestamp Register LL-Byte
  1050. SCTSRLL1 = $01; // Symbol Counter Frame Timestamp Register LL-Byte
  1051. SCTSRLL2 = $02; // Symbol Counter Frame Timestamp Register LL-Byte
  1052. SCTSRLL3 = $03; // Symbol Counter Frame Timestamp Register LL-Byte
  1053. SCTSRLL4 = $04; // Symbol Counter Frame Timestamp Register LL-Byte
  1054. SCTSRLL5 = $05; // Symbol Counter Frame Timestamp Register LL-Byte
  1055. SCTSRLL6 = $06; // Symbol Counter Frame Timestamp Register LL-Byte
  1056. SCTSRLL7 = $07; // Symbol Counter Frame Timestamp Register LL-Byte
  1057. // Symbol Counter Frame Timestamp Register LH-Byte
  1058. SCTSRLH0 = $00; // Symbol Counter Frame Timestamp Register LH-Byte
  1059. SCTSRLH1 = $01; // Symbol Counter Frame Timestamp Register LH-Byte
  1060. SCTSRLH2 = $02; // Symbol Counter Frame Timestamp Register LH-Byte
  1061. SCTSRLH3 = $03; // Symbol Counter Frame Timestamp Register LH-Byte
  1062. SCTSRLH4 = $04; // Symbol Counter Frame Timestamp Register LH-Byte
  1063. SCTSRLH5 = $05; // Symbol Counter Frame Timestamp Register LH-Byte
  1064. SCTSRLH6 = $06; // Symbol Counter Frame Timestamp Register LH-Byte
  1065. SCTSRLH7 = $07; // Symbol Counter Frame Timestamp Register LH-Byte
  1066. // Symbol Counter Frame Timestamp Register HL-Byte
  1067. SCTSRHL0 = $00; // Symbol Counter Frame Timestamp Register HL-Byte
  1068. SCTSRHL1 = $01; // Symbol Counter Frame Timestamp Register HL-Byte
  1069. SCTSRHL2 = $02; // Symbol Counter Frame Timestamp Register HL-Byte
  1070. SCTSRHL3 = $03; // Symbol Counter Frame Timestamp Register HL-Byte
  1071. SCTSRHL4 = $04; // Symbol Counter Frame Timestamp Register HL-Byte
  1072. SCTSRHL5 = $05; // Symbol Counter Frame Timestamp Register HL-Byte
  1073. SCTSRHL6 = $06; // Symbol Counter Frame Timestamp Register HL-Byte
  1074. SCTSRHL7 = $07; // Symbol Counter Frame Timestamp Register HL-Byte
  1075. // Symbol Counter Frame Timestamp Register HH-Byte
  1076. SCTSRHH0 = $00; // Symbol Counter Frame Timestamp Register HH-Byte
  1077. SCTSRHH1 = $01; // Symbol Counter Frame Timestamp Register HH-Byte
  1078. SCTSRHH2 = $02; // Symbol Counter Frame Timestamp Register HH-Byte
  1079. SCTSRHH3 = $03; // Symbol Counter Frame Timestamp Register HH-Byte
  1080. SCTSRHH4 = $04; // Symbol Counter Frame Timestamp Register HH-Byte
  1081. SCTSRHH5 = $05; // Symbol Counter Frame Timestamp Register HH-Byte
  1082. SCTSRHH6 = $06; // Symbol Counter Frame Timestamp Register HH-Byte
  1083. SCTSRHH7 = $07; // Symbol Counter Frame Timestamp Register HH-Byte
  1084. // Symbol Counter Output Compare Register 3 LL-Byte
  1085. SCOCR3LL0 = $00; // Symbol Counter Output Compare Register 3 LL-Byte
  1086. SCOCR3LL1 = $01; // Symbol Counter Output Compare Register 3 LL-Byte
  1087. SCOCR3LL2 = $02; // Symbol Counter Output Compare Register 3 LL-Byte
  1088. SCOCR3LL3 = $03; // Symbol Counter Output Compare Register 3 LL-Byte
  1089. SCOCR3LL4 = $04; // Symbol Counter Output Compare Register 3 LL-Byte
  1090. SCOCR3LL5 = $05; // Symbol Counter Output Compare Register 3 LL-Byte
  1091. SCOCR3LL6 = $06; // Symbol Counter Output Compare Register 3 LL-Byte
  1092. SCOCR3LL7 = $07; // Symbol Counter Output Compare Register 3 LL-Byte
  1093. // Symbol Counter Output Compare Register 3 LH-Byte
  1094. SCOCR3LH0 = $00; // Symbol Counter Output Compare Register 3 LH-Byte
  1095. SCOCR3LH1 = $01; // Symbol Counter Output Compare Register 3 LH-Byte
  1096. SCOCR3LH2 = $02; // Symbol Counter Output Compare Register 3 LH-Byte
  1097. SCOCR3LH3 = $03; // Symbol Counter Output Compare Register 3 LH-Byte
  1098. SCOCR3LH4 = $04; // Symbol Counter Output Compare Register 3 LH-Byte
  1099. SCOCR3LH5 = $05; // Symbol Counter Output Compare Register 3 LH-Byte
  1100. SCOCR3LH6 = $06; // Symbol Counter Output Compare Register 3 LH-Byte
  1101. SCOCR3LH7 = $07; // Symbol Counter Output Compare Register 3 LH-Byte
  1102. // Symbol Counter Output Compare Register 3 HL-Byte
  1103. SCOCR3HL0 = $00; // Symbol Counter Output Compare Register 3 HL-Byte
  1104. SCOCR3HL1 = $01; // Symbol Counter Output Compare Register 3 HL-Byte
  1105. SCOCR3HL2 = $02; // Symbol Counter Output Compare Register 3 HL-Byte
  1106. SCOCR3HL3 = $03; // Symbol Counter Output Compare Register 3 HL-Byte
  1107. SCOCR3HL4 = $04; // Symbol Counter Output Compare Register 3 HL-Byte
  1108. SCOCR3HL5 = $05; // Symbol Counter Output Compare Register 3 HL-Byte
  1109. SCOCR3HL6 = $06; // Symbol Counter Output Compare Register 3 HL-Byte
  1110. SCOCR3HL7 = $07; // Symbol Counter Output Compare Register 3 HL-Byte
  1111. // Symbol Counter Output Compare Register 3 HH-Byte
  1112. SCOCR3HH0 = $00; // Symbol Counter Output Compare Register 3 HH-Byte
  1113. SCOCR3HH1 = $01; // Symbol Counter Output Compare Register 3 HH-Byte
  1114. SCOCR3HH2 = $02; // Symbol Counter Output Compare Register 3 HH-Byte
  1115. SCOCR3HH3 = $03; // Symbol Counter Output Compare Register 3 HH-Byte
  1116. SCOCR3HH4 = $04; // Symbol Counter Output Compare Register 3 HH-Byte
  1117. SCOCR3HH5 = $05; // Symbol Counter Output Compare Register 3 HH-Byte
  1118. SCOCR3HH6 = $06; // Symbol Counter Output Compare Register 3 HH-Byte
  1119. SCOCR3HH7 = $07; // Symbol Counter Output Compare Register 3 HH-Byte
  1120. // Symbol Counter Output Compare Register 2 LL-Byte
  1121. SCOCR2LL0 = $00; // Symbol Counter Output Compare Register 2 LL-Byte
  1122. SCOCR2LL1 = $01; // Symbol Counter Output Compare Register 2 LL-Byte
  1123. SCOCR2LL2 = $02; // Symbol Counter Output Compare Register 2 LL-Byte
  1124. SCOCR2LL3 = $03; // Symbol Counter Output Compare Register 2 LL-Byte
  1125. SCOCR2LL4 = $04; // Symbol Counter Output Compare Register 2 LL-Byte
  1126. SCOCR2LL5 = $05; // Symbol Counter Output Compare Register 2 LL-Byte
  1127. SCOCR2LL6 = $06; // Symbol Counter Output Compare Register 2 LL-Byte
  1128. SCOCR2LL7 = $07; // Symbol Counter Output Compare Register 2 LL-Byte
  1129. // Symbol Counter Output Compare Register 2 LH-Byte
  1130. SCOCR2LH0 = $00; // Symbol Counter Output Compare Register 2 LH-Byte
  1131. SCOCR2LH1 = $01; // Symbol Counter Output Compare Register 2 LH-Byte
  1132. SCOCR2LH2 = $02; // Symbol Counter Output Compare Register 2 LH-Byte
  1133. SCOCR2LH3 = $03; // Symbol Counter Output Compare Register 2 LH-Byte
  1134. SCOCR2LH4 = $04; // Symbol Counter Output Compare Register 2 LH-Byte
  1135. SCOCR2LH5 = $05; // Symbol Counter Output Compare Register 2 LH-Byte
  1136. SCOCR2LH6 = $06; // Symbol Counter Output Compare Register 2 LH-Byte
  1137. SCOCR2LH7 = $07; // Symbol Counter Output Compare Register 2 LH-Byte
  1138. // Symbol Counter Output Compare Register 2 HL-Byte
  1139. SCOCR2HL0 = $00; // Symbol Counter Output Compare Register 2 HL-Byte
  1140. SCOCR2HL1 = $01; // Symbol Counter Output Compare Register 2 HL-Byte
  1141. SCOCR2HL2 = $02; // Symbol Counter Output Compare Register 2 HL-Byte
  1142. SCOCR2HL3 = $03; // Symbol Counter Output Compare Register 2 HL-Byte
  1143. SCOCR2HL4 = $04; // Symbol Counter Output Compare Register 2 HL-Byte
  1144. SCOCR2HL5 = $05; // Symbol Counter Output Compare Register 2 HL-Byte
  1145. SCOCR2HL6 = $06; // Symbol Counter Output Compare Register 2 HL-Byte
  1146. SCOCR2HL7 = $07; // Symbol Counter Output Compare Register 2 HL-Byte
  1147. // Symbol Counter Output Compare Register 2 HH-Byte
  1148. SCOCR2HH0 = $00; // Symbol Counter Output Compare Register 2 HH-Byte
  1149. SCOCR2HH1 = $01; // Symbol Counter Output Compare Register 2 HH-Byte
  1150. SCOCR2HH2 = $02; // Symbol Counter Output Compare Register 2 HH-Byte
  1151. SCOCR2HH3 = $03; // Symbol Counter Output Compare Register 2 HH-Byte
  1152. SCOCR2HH4 = $04; // Symbol Counter Output Compare Register 2 HH-Byte
  1153. SCOCR2HH5 = $05; // Symbol Counter Output Compare Register 2 HH-Byte
  1154. SCOCR2HH6 = $06; // Symbol Counter Output Compare Register 2 HH-Byte
  1155. SCOCR2HH7 = $07; // Symbol Counter Output Compare Register 2 HH-Byte
  1156. // Symbol Counter Output Compare Register 1 LL-Byte
  1157. SCOCR1LL0 = $00; // Symbol Counter Output Compare Register 1 LL-Byte
  1158. SCOCR1LL1 = $01; // Symbol Counter Output Compare Register 1 LL-Byte
  1159. SCOCR1LL2 = $02; // Symbol Counter Output Compare Register 1 LL-Byte
  1160. SCOCR1LL3 = $03; // Symbol Counter Output Compare Register 1 LL-Byte
  1161. SCOCR1LL4 = $04; // Symbol Counter Output Compare Register 1 LL-Byte
  1162. SCOCR1LL5 = $05; // Symbol Counter Output Compare Register 1 LL-Byte
  1163. SCOCR1LL6 = $06; // Symbol Counter Output Compare Register 1 LL-Byte
  1164. SCOCR1LL7 = $07; // Symbol Counter Output Compare Register 1 LL-Byte
  1165. // Symbol Counter Output Compare Register 1 LH-Byte
  1166. SCOCR1LH0 = $00; // Symbol Counter Output Compare Register 1 LH-Byte
  1167. SCOCR1LH1 = $01; // Symbol Counter Output Compare Register 1 LH-Byte
  1168. SCOCR1LH2 = $02; // Symbol Counter Output Compare Register 1 LH-Byte
  1169. SCOCR1LH3 = $03; // Symbol Counter Output Compare Register 1 LH-Byte
  1170. SCOCR1LH4 = $04; // Symbol Counter Output Compare Register 1 LH-Byte
  1171. SCOCR1LH5 = $05; // Symbol Counter Output Compare Register 1 LH-Byte
  1172. SCOCR1LH6 = $06; // Symbol Counter Output Compare Register 1 LH-Byte
  1173. SCOCR1LH7 = $07; // Symbol Counter Output Compare Register 1 LH-Byte
  1174. // Symbol Counter Output Compare Register 1 HL-Byte
  1175. SCOCR1HL0 = $00; // Symbol Counter Output Compare Register 1 HL-Byte
  1176. SCOCR1HL1 = $01; // Symbol Counter Output Compare Register 1 HL-Byte
  1177. SCOCR1HL2 = $02; // Symbol Counter Output Compare Register 1 HL-Byte
  1178. SCOCR1HL3 = $03; // Symbol Counter Output Compare Register 1 HL-Byte
  1179. SCOCR1HL4 = $04; // Symbol Counter Output Compare Register 1 HL-Byte
  1180. SCOCR1HL5 = $05; // Symbol Counter Output Compare Register 1 HL-Byte
  1181. SCOCR1HL6 = $06; // Symbol Counter Output Compare Register 1 HL-Byte
  1182. SCOCR1HL7 = $07; // Symbol Counter Output Compare Register 1 HL-Byte
  1183. // Symbol Counter Output Compare Register 1 HH-Byte
  1184. SCOCR1HH0 = $00; // Symbol Counter Output Compare Register 1 HH-Byte
  1185. SCOCR1HH1 = $01; // Symbol Counter Output Compare Register 1 HH-Byte
  1186. SCOCR1HH2 = $02; // Symbol Counter Output Compare Register 1 HH-Byte
  1187. SCOCR1HH3 = $03; // Symbol Counter Output Compare Register 1 HH-Byte
  1188. SCOCR1HH4 = $04; // Symbol Counter Output Compare Register 1 HH-Byte
  1189. SCOCR1HH5 = $05; // Symbol Counter Output Compare Register 1 HH-Byte
  1190. SCOCR1HH6 = $06; // Symbol Counter Output Compare Register 1 HH-Byte
  1191. SCOCR1HH7 = $07; // Symbol Counter Output Compare Register 1 HH-Byte
  1192. // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1193. SCTSTRLL0 = $00; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1194. SCTSTRLL1 = $01; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1195. SCTSTRLL2 = $02; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1196. SCTSTRLL3 = $03; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1197. SCTSTRLL4 = $04; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1198. SCTSTRLL5 = $05; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1199. SCTSTRLL6 = $06; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1200. SCTSTRLL7 = $07; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1201. // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1202. SCTSTRLH0 = $00; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1203. SCTSTRLH1 = $01; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1204. SCTSTRLH2 = $02; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1205. SCTSTRLH3 = $03; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1206. SCTSTRLH4 = $04; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1207. SCTSTRLH5 = $05; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1208. SCTSTRLH6 = $06; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1209. SCTSTRLH7 = $07; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1210. // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1211. SCTSTRHL0 = $00; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1212. SCTSTRHL1 = $01; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1213. SCTSTRHL2 = $02; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1214. SCTSTRHL3 = $03; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1215. SCTSTRHL4 = $04; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1216. SCTSTRHL5 = $05; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1217. SCTSTRHL6 = $06; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1218. SCTSTRHL7 = $07; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1219. // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1220. SCTSTRHH0 = $00; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1221. SCTSTRHH1 = $01; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1222. SCTSTRHH2 = $02; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1223. SCTSTRHH3 = $03; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1224. SCTSTRHH4 = $04; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1225. SCTSTRHH5 = $05; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1226. SCTSTRHH6 = $06; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1227. SCTSTRHH7 = $07; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1228. // Multiple Address Filter Configuration Register 0
  1229. MAF0EN = $00;
  1230. MAF1EN = $01;
  1231. MAF2EN = $02;
  1232. MAF3EN = $03;
  1233. // Multiple Address Filter Configuration Register 1
  1234. AACK_0_I_AM_COORD = $00;
  1235. AACK_0_SET_PD = $01;
  1236. AACK_1_I_AM_COORD = $02;
  1237. AACK_1_SET_PD = $03;
  1238. AACK_2_I_AM_COORD = $04;
  1239. AACK_2_SET_PD = $05;
  1240. AACK_3_I_AM_COORD = $06;
  1241. AACK_3_SET_PD = $07;
  1242. // Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)
  1243. MAFSA0L0 = $00; // MAC Short Address low Byte for Frame Filter 0
  1244. MAFSA0L1 = $01; // MAC Short Address low Byte for Frame Filter 0
  1245. MAFSA0L2 = $02; // MAC Short Address low Byte for Frame Filter 0
  1246. MAFSA0L3 = $03; // MAC Short Address low Byte for Frame Filter 0
  1247. MAFSA0L4 = $04; // MAC Short Address low Byte for Frame Filter 0
  1248. MAFSA0L5 = $05; // MAC Short Address low Byte for Frame Filter 0
  1249. MAFSA0L6 = $06; // MAC Short Address low Byte for Frame Filter 0
  1250. MAFSA0L7 = $07; // MAC Short Address low Byte for Frame Filter 0
  1251. // Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)
  1252. MAFSA0H0 = $00; // MAC Short Address high Byte for Frame Filter 0
  1253. MAFSA0H1 = $01; // MAC Short Address high Byte for Frame Filter 0
  1254. MAFSA0H2 = $02; // MAC Short Address high Byte for Frame Filter 0
  1255. MAFSA0H3 = $03; // MAC Short Address high Byte for Frame Filter 0
  1256. MAFSA0H4 = $04; // MAC Short Address high Byte for Frame Filter 0
  1257. MAFSA0H5 = $05; // MAC Short Address high Byte for Frame Filter 0
  1258. MAFSA0H6 = $06; // MAC Short Address high Byte for Frame Filter 0
  1259. MAFSA0H7 = $07; // MAC Short Address high Byte for Frame Filter 0
  1260. // Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)
  1261. MAFPA0L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1262. MAFPA0L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1263. MAFPA0L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1264. MAFPA0L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1265. MAFPA0L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1266. MAFPA0L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1267. MAFPA0L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1268. MAFPA0L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1269. // Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)
  1270. MAFPA0H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1271. MAFPA0H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1272. MAFPA0H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1273. MAFPA0H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1274. MAFPA0H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1275. MAFPA0H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1276. MAFPA0H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1277. MAFPA0H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1278. // Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)
  1279. MAFSA1L0 = $00; // MAC Short Address low Byte for Frame Filter 1
  1280. MAFSA1L1 = $01; // MAC Short Address low Byte for Frame Filter 1
  1281. MAFSA1L2 = $02; // MAC Short Address low Byte for Frame Filter 1
  1282. MAFSA1L3 = $03; // MAC Short Address low Byte for Frame Filter 1
  1283. MAFSA1L4 = $04; // MAC Short Address low Byte for Frame Filter 1
  1284. MAFSA1L5 = $05; // MAC Short Address low Byte for Frame Filter 1
  1285. MAFSA1L6 = $06; // MAC Short Address low Byte for Frame Filter 1
  1286. MAFSA1L7 = $07; // MAC Short Address low Byte for Frame Filter 1
  1287. // Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)
  1288. MAFSA1H0 = $00; // MAC Short Address high Byte for Frame Filter 1
  1289. MAFSA1H1 = $01; // MAC Short Address high Byte for Frame Filter 1
  1290. MAFSA1H2 = $02; // MAC Short Address high Byte for Frame Filter 1
  1291. MAFSA1H3 = $03; // MAC Short Address high Byte for Frame Filter 1
  1292. MAFSA1H4 = $04; // MAC Short Address high Byte for Frame Filter 1
  1293. MAFSA1H5 = $05; // MAC Short Address high Byte for Frame Filter 1
  1294. MAFSA1H6 = $06; // MAC Short Address high Byte for Frame Filter 1
  1295. MAFSA1H7 = $07; // MAC Short Address high Byte for Frame Filter 1
  1296. // Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)
  1297. MAFPA1L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1298. MAFPA1L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1299. MAFPA1L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1300. MAFPA1L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1301. MAFPA1L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1302. MAFPA1L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1303. MAFPA1L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1304. MAFPA1L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1305. // Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)
  1306. MAFPA1H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1307. MAFPA1H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1308. MAFPA1H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1309. MAFPA1H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1310. MAFPA1H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1311. MAFPA1H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1312. MAFPA1H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1313. MAFPA1H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1314. // Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)
  1315. MAFSA2L0 = $00; // MAC Short Address low Byte for Frame Filter 2
  1316. MAFSA2L1 = $01; // MAC Short Address low Byte for Frame Filter 2
  1317. MAFSA2L2 = $02; // MAC Short Address low Byte for Frame Filter 2
  1318. MAFSA2L3 = $03; // MAC Short Address low Byte for Frame Filter 2
  1319. MAFSA2L4 = $04; // MAC Short Address low Byte for Frame Filter 2
  1320. MAFSA2L5 = $05; // MAC Short Address low Byte for Frame Filter 2
  1321. MAFSA2L6 = $06; // MAC Short Address low Byte for Frame Filter 2
  1322. MAFSA2L7 = $07; // MAC Short Address low Byte for Frame Filter 2
  1323. // Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)
  1324. MAFSA2H0 = $00; // MAC Short Address high Byte for Frame Filter 2
  1325. MAFSA2H1 = $01; // MAC Short Address high Byte for Frame Filter 2
  1326. MAFSA2H2 = $02; // MAC Short Address high Byte for Frame Filter 2
  1327. MAFSA2H3 = $03; // MAC Short Address high Byte for Frame Filter 2
  1328. MAFSA2H4 = $04; // MAC Short Address high Byte for Frame Filter 2
  1329. MAFSA2H5 = $05; // MAC Short Address high Byte for Frame Filter 2
  1330. MAFSA2H6 = $06; // MAC Short Address high Byte for Frame Filter 2
  1331. MAFSA2H7 = $07; // MAC Short Address high Byte for Frame Filter 2
  1332. // Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)
  1333. MAFPA2L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1334. MAFPA2L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1335. MAFPA2L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1336. MAFPA2L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1337. MAFPA2L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1338. MAFPA2L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1339. MAFPA2L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1340. MAFPA2L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1341. // Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)
  1342. MAFPA2H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1343. MAFPA2H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1344. MAFPA2H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1345. MAFPA2H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1346. MAFPA2H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1347. MAFPA2H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1348. MAFPA2H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1349. MAFPA2H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1350. // Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)
  1351. MAFSA3L0 = $00; // MAC Short Address low Byte for Frame Filter 3
  1352. MAFSA3L1 = $01; // MAC Short Address low Byte for Frame Filter 3
  1353. MAFSA3L2 = $02; // MAC Short Address low Byte for Frame Filter 3
  1354. MAFSA3L3 = $03; // MAC Short Address low Byte for Frame Filter 3
  1355. MAFSA3L4 = $04; // MAC Short Address low Byte for Frame Filter 3
  1356. MAFSA3L5 = $05; // MAC Short Address low Byte for Frame Filter 3
  1357. MAFSA3L6 = $06; // MAC Short Address low Byte for Frame Filter 3
  1358. MAFSA3L7 = $07; // MAC Short Address low Byte for Frame Filter 3
  1359. // Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)
  1360. MAFSA3H0 = $00; // MAC Short Address high Byte for Frame Filter 3
  1361. MAFSA3H1 = $01; // MAC Short Address high Byte for Frame Filter 3
  1362. MAFSA3H2 = $02; // MAC Short Address high Byte for Frame Filter 3
  1363. MAFSA3H3 = $03; // MAC Short Address high Byte for Frame Filter 3
  1364. MAFSA3H4 = $04; // MAC Short Address high Byte for Frame Filter 3
  1365. MAFSA3H5 = $05; // MAC Short Address high Byte for Frame Filter 3
  1366. MAFSA3H6 = $06; // MAC Short Address high Byte for Frame Filter 3
  1367. MAFSA3H7 = $07; // MAC Short Address high Byte for Frame Filter 3
  1368. // Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)
  1369. MAFPA3L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1370. MAFPA3L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1371. MAFPA3L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1372. MAFPA3L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1373. MAFPA3L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1374. MAFPA3L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1375. MAFPA3L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1376. MAFPA3L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1377. // Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)
  1378. MAFPA3H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1379. MAFPA3H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1380. MAFPA3H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1381. MAFPA3H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1382. MAFPA3H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1383. MAFPA3H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1384. MAFPA3H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1385. MAFPA3H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1386. // Timer/Counter5 Control Register A
  1387. WGM50 = $00; // Waveform Generation Mode
  1388. WGM51 = $01; // Waveform Generation Mode
  1389. COM5C0 = $02; // Compare Output Mode for Channel C
  1390. COM5C1 = $03; // Compare Output Mode for Channel C
  1391. COM5B0 = $04; // Compare Output Mode for Channel B
  1392. COM5B1 = $05; // Compare Output Mode for Channel B
  1393. COM5A0 = $06; // Compare Output Mode for Channel A
  1394. COM5A1 = $07; // Compare Output Mode for Channel A
  1395. // Timer/Counter5 Control Register B
  1396. CS50 = $00; // Clock Select
  1397. CS51 = $01; // Clock Select
  1398. CS52 = $02; // Clock Select
  1399. ICES5 = $06;
  1400. ICNC5 = $07;
  1401. // Timer/Counter5 Control Register C
  1402. FOC5C = $05;
  1403. FOC5B = $06;
  1404. FOC5A = $07;
  1405. // Low Leakage Voltage Regulator Control Register
  1406. LLENCAL = $00;
  1407. LLSHORT = $01;
  1408. LLTCO = $02;
  1409. LLCAL = $03;
  1410. LLCOMP = $04;
  1411. LLDONE = $05;
  1412. // Low Leakage Voltage Regulator Data Register (Low-Byte)
  1413. LLDRL0 = $00; // Low-Byte Data Register Bits
  1414. LLDRL1 = $01; // Low-Byte Data Register Bits
  1415. LLDRL2 = $02; // Low-Byte Data Register Bits
  1416. LLDRL3 = $03; // Low-Byte Data Register Bits
  1417. // Low Leakage Voltage Regulator Data Register (High-Byte)
  1418. LLDRH0 = $00; // High-Byte Data Register Bits
  1419. LLDRH1 = $01; // High-Byte Data Register Bits
  1420. LLDRH2 = $02; // High-Byte Data Register Bits
  1421. LLDRH3 = $03; // High-Byte Data Register Bits
  1422. LLDRH4 = $04; // High-Byte Data Register Bits
  1423. // Data Retention Configuration Register #0
  1424. ENDRT = $04;
  1425. DRTSWOK = $05;
  1426. // Port Driver Strength Register 0
  1427. PBDRV0 = $00; // Driver Strength Port B
  1428. PBDRV1 = $01; // Driver Strength Port B
  1429. PDDRV0 = $02; // Driver Strength Port D
  1430. PDDRV1 = $03; // Driver Strength Port D
  1431. PEDRV0 = $04; // Driver Strength Port E
  1432. PEDRV1 = $05; // Driver Strength Port E
  1433. PFDRV0 = $06; // Driver Strength Port F
  1434. PFDRV1 = $07; // Driver Strength Port F
  1435. // Port Driver Strength Register 1
  1436. PGDRV0 = $00; // Driver Strength Port G
  1437. PGDRV1 = $01; // Driver Strength Port G
  1438. // Power Amplifier Ramp up/down Control Register
  1439. PARUFI = $00;
  1440. PARDFI = $01;
  1441. PALTU0 = $02; // ext. PA Ramp Up Lead Time
  1442. PALTU1 = $03; // ext. PA Ramp Up Lead Time
  1443. PALTU2 = $04; // ext. PA Ramp Up Lead Time
  1444. PALTD0 = $05; // ext. PA Ramp Down Lead Time
  1445. PALTD1 = $06; // ext. PA Ramp Down Lead Time
  1446. PALTD2 = $07; // ext. PA Ramp Down Lead Time
  1447. // Transceiver Pin Register
  1448. TRXRST = $00;
  1449. SLPTR = $01;
  1450. // AES Control Register
  1451. AES_IM = $02;
  1452. AES_DIR = $03;
  1453. AES_MODE = $05;
  1454. AES_REQUEST = $07;
  1455. // AES Status Register
  1456. AES_DONE = $00;
  1457. AES_ER = $07;
  1458. // AES Plain and Cipher Text Buffer Register
  1459. AES_STATE0 = $00; // AES Plain and Cipher Text Buffer
  1460. AES_STATE1 = $01; // AES Plain and Cipher Text Buffer
  1461. AES_STATE2 = $02; // AES Plain and Cipher Text Buffer
  1462. AES_STATE3 = $03; // AES Plain and Cipher Text Buffer
  1463. AES_STATE4 = $04; // AES Plain and Cipher Text Buffer
  1464. AES_STATE5 = $05; // AES Plain and Cipher Text Buffer
  1465. AES_STATE6 = $06; // AES Plain and Cipher Text Buffer
  1466. AES_STATE7 = $07; // AES Plain and Cipher Text Buffer
  1467. // AES Encryption and Decryption Key Buffer Register
  1468. AES_KEY0 = $00; // AES Encryption/Decryption Key Buffer
  1469. AES_KEY1 = $01; // AES Encryption/Decryption Key Buffer
  1470. AES_KEY2 = $02; // AES Encryption/Decryption Key Buffer
  1471. AES_KEY3 = $03; // AES Encryption/Decryption Key Buffer
  1472. AES_KEY4 = $04; // AES Encryption/Decryption Key Buffer
  1473. AES_KEY5 = $05; // AES Encryption/Decryption Key Buffer
  1474. AES_KEY6 = $06; // AES Encryption/Decryption Key Buffer
  1475. AES_KEY7 = $07; // AES Encryption/Decryption Key Buffer
  1476. // Transceiver Status Register
  1477. TRX_STATUS0 = $00; // Transceiver Main Status
  1478. TRX_STATUS1 = $01; // Transceiver Main Status
  1479. TRX_STATUS2 = $02; // Transceiver Main Status
  1480. TRX_STATUS3 = $03; // Transceiver Main Status
  1481. TRX_STATUS4 = $04; // Transceiver Main Status
  1482. TST_STATUS = $05;
  1483. CCA_STATUS = $06;
  1484. CCA_DONE = $07;
  1485. // Transceiver State Control Register
  1486. TRX_CMD0 = $00; // State Control Command
  1487. TRX_CMD1 = $01; // State Control Command
  1488. TRX_CMD2 = $02; // State Control Command
  1489. TRX_CMD3 = $03; // State Control Command
  1490. TRX_CMD4 = $04; // State Control Command
  1491. TRAC_STATUS0 = $05; // Transaction Status
  1492. TRAC_STATUS1 = $06; // Transaction Status
  1493. TRAC_STATUS2 = $07; // Transaction Status
  1494. // Reserved
  1495. PMU_IF_INV = $04;
  1496. PMU_START = $05;
  1497. PMU_EN = $06;
  1498. Res7 = $07;
  1499. // Transceiver Control Register 1
  1500. PLL_TX_FLT = $04;
  1501. TX_AUTO_CRC_ON = $05;
  1502. IRQ_2_EXT_EN = $06;
  1503. PA_EXT_EN = $07;
  1504. // Transceiver Transmit Power Control Register
  1505. TX_PWR0 = $00; // Transmit Power Setting
  1506. TX_PWR1 = $01; // Transmit Power Setting
  1507. TX_PWR2 = $02; // Transmit Power Setting
  1508. TX_PWR3 = $03; // Transmit Power Setting
  1509. // Receiver Signal Strength Indicator Register
  1510. RSSI0 = $00; // Receiver Signal Strength Indicator
  1511. RSSI1 = $01; // Receiver Signal Strength Indicator
  1512. RSSI2 = $02; // Receiver Signal Strength Indicator
  1513. RSSI3 = $03; // Receiver Signal Strength Indicator
  1514. RSSI4 = $04; // Receiver Signal Strength Indicator
  1515. RND_VALUE0 = $05; // Random Value
  1516. RND_VALUE1 = $06; // Random Value
  1517. RX_CRC_VALID = $07;
  1518. // Transceiver Energy Detection Level Register
  1519. ED_LEVEL0 = $00; // Energy Detection Level
  1520. ED_LEVEL1 = $01; // Energy Detection Level
  1521. ED_LEVEL2 = $02; // Energy Detection Level
  1522. ED_LEVEL3 = $03; // Energy Detection Level
  1523. ED_LEVEL4 = $04; // Energy Detection Level
  1524. ED_LEVEL5 = $05; // Energy Detection Level
  1525. ED_LEVEL6 = $06; // Energy Detection Level
  1526. ED_LEVEL7 = $07; // Energy Detection Level
  1527. // Transceiver Clear Channel Assessment (CCA) Control Register
  1528. CHANNEL0 = $00; // RX/TX Channel Selection
  1529. CHANNEL1 = $01; // RX/TX Channel Selection
  1530. CHANNEL2 = $02; // RX/TX Channel Selection
  1531. CHANNEL3 = $03; // RX/TX Channel Selection
  1532. CHANNEL4 = $04; // RX/TX Channel Selection
  1533. CCA_MODE0 = $05; // Select CCA Measurement Mode
  1534. CCA_MODE1 = $06; // Select CCA Measurement Mode
  1535. CCA_REQUEST = $07;
  1536. // Transceiver CCA Threshold Setting Register
  1537. CCA_ED_THRES0 = $00; // ED Threshold Level for CCA Measurement
  1538. CCA_ED_THRES1 = $01; // ED Threshold Level for CCA Measurement
  1539. CCA_ED_THRES2 = $02; // ED Threshold Level for CCA Measurement
  1540. CCA_ED_THRES3 = $03; // ED Threshold Level for CCA Measurement
  1541. CCA_CS_THRES0 = $04; // CS Threshold Level for CCA Measurement
  1542. CCA_CS_THRES1 = $05; // CS Threshold Level for CCA Measurement
  1543. CCA_CS_THRES2 = $06; // CS Threshold Level for CCA Measurement
  1544. CCA_CS_THRES3 = $07; // CS Threshold Level for CCA Measurement
  1545. // Transceiver Receive Control Register
  1546. PDT_THRES0 = $00; // Receiver Sensitivity Control
  1547. PDT_THRES1 = $01; // Receiver Sensitivity Control
  1548. PDT_THRES2 = $02; // Receiver Sensitivity Control
  1549. PDT_THRES3 = $03; // Receiver Sensitivity Control
  1550. // Start of Frame Delimiter Value Register
  1551. SFD_VALUE0 = $00; // Start of Frame Delimiter Value
  1552. SFD_VALUE1 = $01; // Start of Frame Delimiter Value
  1553. SFD_VALUE2 = $02; // Start of Frame Delimiter Value
  1554. SFD_VALUE3 = $03; // Start of Frame Delimiter Value
  1555. SFD_VALUE4 = $04; // Start of Frame Delimiter Value
  1556. SFD_VALUE5 = $05; // Start of Frame Delimiter Value
  1557. SFD_VALUE6 = $06; // Start of Frame Delimiter Value
  1558. SFD_VALUE7 = $07; // Start of Frame Delimiter Value
  1559. // Transceiver Control Register 2
  1560. OQPSK_DATA_RATE0 = $00; // Data Rate Selection
  1561. OQPSK_DATA_RATE1 = $01; // Data Rate Selection
  1562. RX_SAFE_MODE = $07;
  1563. // Antenna Diversity Control Register
  1564. ANT_CTRL0 = $00; // Static Antenna Diversity Switch Control
  1565. ANT_CTRL1 = $01; // Static Antenna Diversity Switch Control
  1566. ANT_EXT_SW_EN = $02;
  1567. ANT_DIV_EN = $03;
  1568. ANT_SEL = $07;
  1569. // Transceiver Interrupt Enable Register
  1570. PLL_LOCK_EN = $00;
  1571. PLL_UNLOCK_EN = $01;
  1572. RX_START_EN = $02;
  1573. RX_END_EN = $03;
  1574. CCA_ED_DONE_EN = $04;
  1575. AMI_EN = $05;
  1576. TX_END_EN = $06;
  1577. AWAKE_EN = $07;
  1578. // Transceiver Interrupt Status Register
  1579. PLL_LOCK = $00;
  1580. PLL_UNLOCK = $01;
  1581. RX_START = $02;
  1582. RX_END = $03;
  1583. CCA_ED_DONE = $04;
  1584. AMI = $05;
  1585. TX_END = $06;
  1586. AWAKE = $07;
  1587. // Voltage Regulator Control and Status Register
  1588. DVDD_OK = $02;
  1589. DVREG_EXT = $03;
  1590. AVDD_OK = $06;
  1591. AVREG_EXT = $07;
  1592. // Battery Monitor Control and Status Register
  1593. BATMON_VTH0 = $00; // Battery Monitor Threshold Voltage
  1594. BATMON_VTH1 = $01; // Battery Monitor Threshold Voltage
  1595. BATMON_VTH2 = $02; // Battery Monitor Threshold Voltage
  1596. BATMON_VTH3 = $03; // Battery Monitor Threshold Voltage
  1597. BATMON_HR = $04;
  1598. BATMON_OK = $05;
  1599. BAT_LOW_EN = $06;
  1600. BAT_LOW = $07;
  1601. // Crystal Oscillator Control Register
  1602. XTAL_TRIM0 = $00; // Crystal Oscillator Load Capacitance Trimming
  1603. XTAL_TRIM1 = $01; // Crystal Oscillator Load Capacitance Trimming
  1604. XTAL_TRIM2 = $02; // Crystal Oscillator Load Capacitance Trimming
  1605. XTAL_TRIM3 = $03; // Crystal Oscillator Load Capacitance Trimming
  1606. XTAL_MODE0 = $04; // Crystal Oscillator Operating Mode
  1607. XTAL_MODE1 = $05; // Crystal Oscillator Operating Mode
  1608. XTAL_MODE2 = $06; // Crystal Oscillator Operating Mode
  1609. XTAL_MODE3 = $07; // Crystal Oscillator Operating Mode
  1610. // Channel Control Register 0
  1611. CC_NUMBER0 = $00; // Channel Number
  1612. CC_NUMBER1 = $01; // Channel Number
  1613. CC_NUMBER2 = $02; // Channel Number
  1614. CC_NUMBER3 = $03; // Channel Number
  1615. CC_NUMBER4 = $04; // Channel Number
  1616. CC_NUMBER5 = $05; // Channel Number
  1617. CC_NUMBER6 = $06; // Channel Number
  1618. CC_NUMBER7 = $07; // Channel Number
  1619. // Channel Control Register 1
  1620. CC_BAND0 = $00; // Channel Band
  1621. CC_BAND1 = $01; // Channel Band
  1622. CC_BAND2 = $02; // Channel Band
  1623. CC_BAND3 = $03; // Channel Band
  1624. // Transceiver Receiver Sensitivity Control Register
  1625. RX_PDT_LEVEL0 = $00; // Reduce Receiver Sensitivity
  1626. RX_PDT_LEVEL1 = $01; // Reduce Receiver Sensitivity
  1627. RX_PDT_LEVEL2 = $02; // Reduce Receiver Sensitivity
  1628. RX_PDT_LEVEL3 = $03; // Reduce Receiver Sensitivity
  1629. RX_OVERRIDE = $06;
  1630. RX_PDT_DIS = $07;
  1631. // Transceiver Reduced Power Consumption Control
  1632. XAH_RPC_EN = $00;
  1633. IPAN_RPC_EN = $01;
  1634. Res0 = $02;
  1635. PLL_RPC_EN = $03;
  1636. PDT_RPC_EN = $04;
  1637. RX_RPC_EN = $05;
  1638. RX_RPC_CTRL0 = $06; // Smart Receiving Mode Timing
  1639. RX_RPC_CTRL1 = $07; // Smart Receiving Mode Timing
  1640. // Transceiver Acknowledgment Frame Control Register 1
  1641. AACK_PROM_MODE = $01;
  1642. AACK_ACK_TIME = $02;
  1643. AACK_UPLD_RES_FT = $04;
  1644. AACK_FLTR_RES_FT = $05;
  1645. // Transceiver Filter Tuning Control Register
  1646. FTN_START = $07;
  1647. // Transceiver Center Frequency Calibration Control Register
  1648. PLL_CF_START = $07;
  1649. // Transceiver Delay Cell Calibration Control Register
  1650. PLL_DCU_START = $07;
  1651. // Device Identification Register (Part Number)
  1652. PART_NUM0 = $00; // Part Number
  1653. PART_NUM1 = $01; // Part Number
  1654. PART_NUM2 = $02; // Part Number
  1655. PART_NUM3 = $03; // Part Number
  1656. PART_NUM4 = $04; // Part Number
  1657. PART_NUM5 = $05; // Part Number
  1658. PART_NUM6 = $06; // Part Number
  1659. PART_NUM7 = $07; // Part Number
  1660. // Device Identification Register (Version Number)
  1661. VERSION_NUM0 = $00; // Version Number
  1662. VERSION_NUM1 = $01; // Version Number
  1663. VERSION_NUM2 = $02; // Version Number
  1664. VERSION_NUM3 = $03; // Version Number
  1665. VERSION_NUM4 = $04; // Version Number
  1666. VERSION_NUM5 = $05; // Version Number
  1667. VERSION_NUM6 = $06; // Version Number
  1668. VERSION_NUM7 = $07; // Version Number
  1669. // Device Identification Register (Manufacture ID Low Byte)
  1670. MAN_ID_00 = $00;
  1671. MAN_ID_01 = $01;
  1672. MAN_ID_02 = $02;
  1673. MAN_ID_03 = $03;
  1674. MAN_ID_04 = $04;
  1675. MAN_ID_05 = $05;
  1676. MAN_ID_06 = $06;
  1677. MAN_ID_07 = $07;
  1678. // Device Identification Register (Manufacture ID High Byte)
  1679. MAN_ID_10 = $00; // Manufacturer ID (High Byte)
  1680. MAN_ID_11 = $01; // Manufacturer ID (High Byte)
  1681. MAN_ID_12 = $02; // Manufacturer ID (High Byte)
  1682. MAN_ID_13 = $03; // Manufacturer ID (High Byte)
  1683. MAN_ID_14 = $04; // Manufacturer ID (High Byte)
  1684. MAN_ID_15 = $05; // Manufacturer ID (High Byte)
  1685. MAN_ID_16 = $06; // Manufacturer ID (High Byte)
  1686. MAN_ID_17 = $07; // Manufacturer ID (High Byte)
  1687. // Transceiver MAC Short Address Register (Low Byte)
  1688. SHORT_ADDR_00 = $00;
  1689. SHORT_ADDR_01 = $01;
  1690. SHORT_ADDR_02 = $02;
  1691. SHORT_ADDR_03 = $03;
  1692. SHORT_ADDR_04 = $04;
  1693. SHORT_ADDR_05 = $05;
  1694. SHORT_ADDR_06 = $06;
  1695. SHORT_ADDR_07 = $07;
  1696. // Transceiver MAC Short Address Register (High Byte)
  1697. SHORT_ADDR_10 = $00; // MAC Short Address
  1698. SHORT_ADDR_11 = $01; // MAC Short Address
  1699. SHORT_ADDR_12 = $02; // MAC Short Address
  1700. SHORT_ADDR_13 = $03; // MAC Short Address
  1701. SHORT_ADDR_14 = $04; // MAC Short Address
  1702. SHORT_ADDR_15 = $05; // MAC Short Address
  1703. SHORT_ADDR_16 = $06; // MAC Short Address
  1704. SHORT_ADDR_17 = $07; // MAC Short Address
  1705. // Transceiver Personal Area Network ID Register (Low Byte)
  1706. PAN_ID_00 = $00;
  1707. PAN_ID_01 = $01;
  1708. PAN_ID_02 = $02;
  1709. PAN_ID_03 = $03;
  1710. PAN_ID_04 = $04;
  1711. PAN_ID_05 = $05;
  1712. PAN_ID_06 = $06;
  1713. PAN_ID_07 = $07;
  1714. // Transceiver Personal Area Network ID Register (High Byte)
  1715. PAN_ID_10 = $00; // MAC Personal Area Network ID
  1716. PAN_ID_11 = $01; // MAC Personal Area Network ID
  1717. PAN_ID_12 = $02; // MAC Personal Area Network ID
  1718. PAN_ID_13 = $03; // MAC Personal Area Network ID
  1719. PAN_ID_14 = $04; // MAC Personal Area Network ID
  1720. PAN_ID_15 = $05; // MAC Personal Area Network ID
  1721. PAN_ID_16 = $06; // MAC Personal Area Network ID
  1722. PAN_ID_17 = $07; // MAC Personal Area Network ID
  1723. // Transceiver MAC IEEE Address Register 0
  1724. IEEE_ADDR_00 = $00;
  1725. IEEE_ADDR_01 = $01;
  1726. IEEE_ADDR_02 = $02;
  1727. IEEE_ADDR_03 = $03;
  1728. IEEE_ADDR_04 = $04;
  1729. IEEE_ADDR_05 = $05;
  1730. IEEE_ADDR_06 = $06;
  1731. IEEE_ADDR_07 = $07;
  1732. // Transceiver MAC IEEE Address Register 1
  1733. IEEE_ADDR_10 = $00; // MAC IEEE Address
  1734. IEEE_ADDR_11 = $01; // MAC IEEE Address
  1735. IEEE_ADDR_12 = $02; // MAC IEEE Address
  1736. IEEE_ADDR_13 = $03; // MAC IEEE Address
  1737. IEEE_ADDR_14 = $04; // MAC IEEE Address
  1738. IEEE_ADDR_15 = $05; // MAC IEEE Address
  1739. IEEE_ADDR_16 = $06; // MAC IEEE Address
  1740. IEEE_ADDR_17 = $07; // MAC IEEE Address
  1741. // Transceiver Extended Operating Mode Control Register
  1742. SLOTTED_OPERATION = $00;
  1743. MAX_CSMA_RETRIES0 = $01; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1744. MAX_CSMA_RETRIES1 = $02; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1745. MAX_CSMA_RETRIES2 = $03; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1746. MAX_FRAME_RETRIES0 = $04; // Maximum Number of Frame Re-transmission Attempts
  1747. MAX_FRAME_RETRIES1 = $05; // Maximum Number of Frame Re-transmission Attempts
  1748. MAX_FRAME_RETRIES2 = $06; // Maximum Number of Frame Re-transmission Attempts
  1749. MAX_FRAME_RETRIES3 = $07; // Maximum Number of Frame Re-transmission Attempts
  1750. // Transceiver CSMA-CA Random Number Generator Seed Register
  1751. CSMA_SEED_00 = $00;
  1752. CSMA_SEED_01 = $01;
  1753. CSMA_SEED_02 = $02;
  1754. CSMA_SEED_03 = $03;
  1755. CSMA_SEED_04 = $04;
  1756. CSMA_SEED_05 = $05;
  1757. CSMA_SEED_06 = $06;
  1758. CSMA_SEED_07 = $07;
  1759. // Transceiver Acknowledgment Frame Control Register 2
  1760. CSMA_SEED_10 = $00; // Seed Value for CSMA Random Number Generator
  1761. CSMA_SEED_11 = $01; // Seed Value for CSMA Random Number Generator
  1762. CSMA_SEED_12 = $02; // Seed Value for CSMA Random Number Generator
  1763. AACK_I_AM_COORD = $03;
  1764. AACK_DIS_ACK = $04;
  1765. AACK_SET_PD = $05;
  1766. AACK_FVN_MODE0 = $06; // Acknowledgment Frame Filter Mode
  1767. AACK_FVN_MODE1 = $07; // Acknowledgment Frame Filter Mode
  1768. // Transceiver CSMA-CA Back-off Exponent Control Register
  1769. MIN_BE0 = $00; // Minimum Back-off Exponent
  1770. MIN_BE1 = $01; // Minimum Back-off Exponent
  1771. MIN_BE2 = $02; // Minimum Back-off Exponent
  1772. MIN_BE3 = $03; // Minimum Back-off Exponent
  1773. MAX_BE0 = $04; // Maximum Back-off Exponent
  1774. MAX_BE1 = $05; // Maximum Back-off Exponent
  1775. MAX_BE2 = $06; // Maximum Back-off Exponent
  1776. MAX_BE3 = $07; // Maximum Back-off Exponent
  1777. // Transceiver Digital Test Control Register
  1778. TST_CTRL_DIG0 = $00; // Digital Test Controller Register
  1779. TST_CTRL_DIG1 = $01; // Digital Test Controller Register
  1780. TST_CTRL_DIG2 = $02; // Digital Test Controller Register
  1781. TST_CTRL_DIG3 = $03; // Digital Test Controller Register
  1782. // Transceiver Received Frame Length Register
  1783. RX_LENGTH0 = $00; // Received Frame Length
  1784. RX_LENGTH1 = $01; // Received Frame Length
  1785. RX_LENGTH2 = $02; // Received Frame Length
  1786. RX_LENGTH3 = $03; // Received Frame Length
  1787. RX_LENGTH4 = $04; // Received Frame Length
  1788. RX_LENGTH5 = $05; // Received Frame Length
  1789. RX_LENGTH6 = $06; // Received Frame Length
  1790. RX_LENGTH7 = $07; // Received Frame Length
  1791. implementation
  1792. {$i avrcommon.inc}
  1793. procedure INT0_ISR; external name 'INT0_ISR'; // Interrupt 1 External Interrupt Request 0
  1794. procedure INT1_ISR; external name 'INT1_ISR'; // Interrupt 2 External Interrupt Request 1
  1795. procedure INT2_ISR; external name 'INT2_ISR'; // Interrupt 3 External Interrupt Request 2
  1796. procedure INT3_ISR; external name 'INT3_ISR'; // Interrupt 4 External Interrupt Request 3
  1797. procedure INT4_ISR; external name 'INT4_ISR'; // Interrupt 5 External Interrupt Request 4
  1798. procedure INT5_ISR; external name 'INT5_ISR'; // Interrupt 6 External Interrupt Request 5
  1799. procedure INT6_ISR; external name 'INT6_ISR'; // Interrupt 7 External Interrupt Request 6
  1800. procedure INT7_ISR; external name 'INT7_ISR'; // Interrupt 8 External Interrupt Request 7
  1801. procedure PCINT0_ISR; external name 'PCINT0_ISR'; // Interrupt 9 Pin Change Interrupt Request 0
  1802. procedure PCINT1_ISR; external name 'PCINT1_ISR'; // Interrupt 10 Pin Change Interrupt Request 1
  1803. procedure PCINT2_ISR; external name 'PCINT2_ISR'; // Interrupt 11 Pin Change Interrupt Request 2
  1804. procedure WDT_ISR; external name 'WDT_ISR'; // Interrupt 12 Watchdog Time-out Interrupt
  1805. procedure TIMER2_COMPA_ISR; external name 'TIMER2_COMPA_ISR'; // Interrupt 13 Timer/Counter2 Compare Match A
  1806. procedure TIMER2_COMPB_ISR; external name 'TIMER2_COMPB_ISR'; // Interrupt 14 Timer/Counter2 Compare Match B
  1807. procedure TIMER2_OVF_ISR; external name 'TIMER2_OVF_ISR'; // Interrupt 15 Timer/Counter2 Overflow
  1808. procedure TIMER1_CAPT_ISR; external name 'TIMER1_CAPT_ISR'; // Interrupt 16 Timer/Counter1 Capture Event
  1809. procedure TIMER1_COMPA_ISR; external name 'TIMER1_COMPA_ISR'; // Interrupt 17 Timer/Counter1 Compare Match A
  1810. procedure TIMER1_COMPB_ISR; external name 'TIMER1_COMPB_ISR'; // Interrupt 18 Timer/Counter1 Compare Match B
  1811. procedure TIMER1_COMPC_ISR; external name 'TIMER1_COMPC_ISR'; // Interrupt 19 Timer/Counter1 Compare Match C
  1812. procedure TIMER1_OVF_ISR; external name 'TIMER1_OVF_ISR'; // Interrupt 20 Timer/Counter1 Overflow
  1813. procedure TIMER0_COMPA_ISR; external name 'TIMER0_COMPA_ISR'; // Interrupt 21 Timer/Counter0 Compare Match A
  1814. procedure TIMER0_COMPB_ISR; external name 'TIMER0_COMPB_ISR'; // Interrupt 22 Timer/Counter0 Compare Match B
  1815. procedure TIMER0_OVF_ISR; external name 'TIMER0_OVF_ISR'; // Interrupt 23 Timer/Counter0 Overflow
  1816. procedure SPI_STC_ISR; external name 'SPI_STC_ISR'; // Interrupt 24 SPI Serial Transfer Complete
  1817. procedure USART0_RX_ISR; external name 'USART0_RX_ISR'; // Interrupt 25 USART0, Rx Complete
  1818. procedure USART0_UDRE_ISR; external name 'USART0_UDRE_ISR'; // Interrupt 26 USART0 Data register Empty
  1819. procedure USART0_TX_ISR; external name 'USART0_TX_ISR'; // Interrupt 27 USART0, Tx Complete
  1820. procedure ANALOG_COMP_ISR; external name 'ANALOG_COMP_ISR'; // Interrupt 28 Analog Comparator
  1821. procedure ADC_ISR; external name 'ADC_ISR'; // Interrupt 29 ADC Conversion Complete
  1822. procedure EE_READY_ISR; external name 'EE_READY_ISR'; // Interrupt 30 EEPROM Ready
  1823. procedure TIMER3_CAPT_ISR; external name 'TIMER3_CAPT_ISR'; // Interrupt 31 Timer/Counter3 Capture Event
  1824. procedure TIMER3_COMPA_ISR; external name 'TIMER3_COMPA_ISR'; // Interrupt 32 Timer/Counter3 Compare Match A
  1825. procedure TIMER3_COMPB_ISR; external name 'TIMER3_COMPB_ISR'; // Interrupt 33 Timer/Counter3 Compare Match B
  1826. procedure TIMER3_COMPC_ISR; external name 'TIMER3_COMPC_ISR'; // Interrupt 34 Timer/Counter3 Compare Match C
  1827. procedure TIMER3_OVF_ISR; external name 'TIMER3_OVF_ISR'; // Interrupt 35 Timer/Counter3 Overflow
  1828. procedure USART1_RX_ISR; external name 'USART1_RX_ISR'; // Interrupt 36 USART1, Rx Complete
  1829. procedure USART1_UDRE_ISR; external name 'USART1_UDRE_ISR'; // Interrupt 37 USART1 Data register Empty
  1830. procedure USART1_TX_ISR; external name 'USART1_TX_ISR'; // Interrupt 38 USART1, Tx Complete
  1831. procedure TWI_ISR; external name 'TWI_ISR'; // Interrupt 39 2-wire Serial Interface
  1832. procedure SPM_READY_ISR; external name 'SPM_READY_ISR'; // Interrupt 40 Store Program Memory Read
  1833. procedure TIMER4_CAPT_ISR; external name 'TIMER4_CAPT_ISR'; // Interrupt 41 Timer/Counter4 Capture Event
  1834. procedure TIMER4_COMPA_ISR; external name 'TIMER4_COMPA_ISR'; // Interrupt 42 Timer/Counter4 Compare Match A
  1835. procedure TIMER4_COMPB_ISR; external name 'TIMER4_COMPB_ISR'; // Interrupt 43 Timer/Counter4 Compare Match B
  1836. procedure TIMER4_COMPC_ISR; external name 'TIMER4_COMPC_ISR'; // Interrupt 44 Timer/Counter4 Compare Match C
  1837. procedure TIMER4_OVF_ISR; external name 'TIMER4_OVF_ISR'; // Interrupt 45 Timer/Counter4 Overflow
  1838. procedure TIMER5_CAPT_ISR; external name 'TIMER5_CAPT_ISR'; // Interrupt 46 Timer/Counter5 Capture Event
  1839. procedure TIMER5_COMPA_ISR; external name 'TIMER5_COMPA_ISR'; // Interrupt 47 Timer/Counter5 Compare Match A
  1840. procedure TIMER5_COMPB_ISR; external name 'TIMER5_COMPB_ISR'; // Interrupt 48 Timer/Counter5 Compare Match B
  1841. procedure TIMER5_COMPC_ISR; external name 'TIMER5_COMPC_ISR'; // Interrupt 49 Timer/Counter5 Compare Match C
  1842. procedure TIMER5_OVF_ISR; external name 'TIMER5_OVF_ISR'; // Interrupt 50 Timer/Counter5 Overflow
  1843. procedure TRX24_PLL_LOCK_ISR; external name 'TRX24_PLL_LOCK_ISR'; // Interrupt 57 TRX24 - PLL lock interrupt
  1844. procedure TRX24_PLL_UNLOCK_ISR; external name 'TRX24_PLL_UNLOCK_ISR'; // Interrupt 58 TRX24 - PLL unlock interrupt
  1845. procedure TRX24_RX_START_ISR; external name 'TRX24_RX_START_ISR'; // Interrupt 59 TRX24 - Receive start interrupt
  1846. procedure TRX24_RX_END_ISR; external name 'TRX24_RX_END_ISR'; // Interrupt 60 TRX24 - RX_END interrupt
  1847. procedure TRX24_CCA_ED_DONE_ISR; external name 'TRX24_CCA_ED_DONE_ISR'; // Interrupt 61 TRX24 - CCA/ED done interrupt
  1848. procedure TRX24_XAH_AMI_ISR; external name 'TRX24_XAH_AMI_ISR'; // Interrupt 62 TRX24 - XAH - AMI
  1849. procedure TRX24_TX_END_ISR; external name 'TRX24_TX_END_ISR'; // Interrupt 63 TRX24 - TX_END interrupt
  1850. procedure TRX24_AWAKE_ISR; external name 'TRX24_AWAKE_ISR'; // Interrupt 64 TRX24 AWAKE - tranceiver is reaching state TRX_OFF
  1851. procedure SCNT_CMP1_ISR; external name 'SCNT_CMP1_ISR'; // Interrupt 65 Symbol counter - compare match 1 interrupt
  1852. procedure SCNT_CMP2_ISR; external name 'SCNT_CMP2_ISR'; // Interrupt 66 Symbol counter - compare match 2 interrupt
  1853. procedure SCNT_CMP3_ISR; external name 'SCNT_CMP3_ISR'; // Interrupt 67 Symbol counter - compare match 3 interrupt
  1854. procedure SCNT_OVFL_ISR; external name 'SCNT_OVFL_ISR'; // Interrupt 68 Symbol counter - overflow interrupt
  1855. procedure SCNT_BACKOFF_ISR; external name 'SCNT_BACKOFF_ISR'; // Interrupt 69 Symbol counter - backoff interrupt
  1856. procedure AES_READY_ISR; external name 'AES_READY_ISR'; // Interrupt 70 AES engine ready interrupt
  1857. procedure BAT_LOW_ISR; external name 'BAT_LOW_ISR'; // Interrupt 71 Battery monitor indicates supply voltage below threshold
  1858. procedure TRX24_TX_START_ISR; external name 'TRX24_TX_START_ISR'; // Interrupt 72 TRX24 TX start interrupt
  1859. procedure TRX24_AMI0_ISR; external name 'TRX24_AMI0_ISR'; // Interrupt 73 Address match interrupt of address filter 0
  1860. procedure TRX24_AMI1_ISR; external name 'TRX24_AMI1_ISR'; // Interrupt 74 Address match interrupt of address filter 1
  1861. procedure TRX24_AMI2_ISR; external name 'TRX24_AMI2_ISR'; // Interrupt 75 Address match interrupt of address filter 2
  1862. procedure TRX24_AMI3_ISR; external name 'TRX24_AMI3_ISR'; // Interrupt 76 Address match interrupt of address filter 3
  1863. procedure _FPC_start; assembler; nostackframe;
  1864. label
  1865. _start;
  1866. asm
  1867. .init
  1868. .globl _start
  1869. jmp _start
  1870. jmp INT0_ISR
  1871. jmp INT1_ISR
  1872. jmp INT2_ISR
  1873. jmp INT3_ISR
  1874. jmp INT4_ISR
  1875. jmp INT5_ISR
  1876. jmp INT6_ISR
  1877. jmp INT7_ISR
  1878. jmp PCINT0_ISR
  1879. jmp PCINT1_ISR
  1880. jmp PCINT2_ISR
  1881. jmp WDT_ISR
  1882. jmp TIMER2_COMPA_ISR
  1883. jmp TIMER2_COMPB_ISR
  1884. jmp TIMER2_OVF_ISR
  1885. jmp TIMER1_CAPT_ISR
  1886. jmp TIMER1_COMPA_ISR
  1887. jmp TIMER1_COMPB_ISR
  1888. jmp TIMER1_COMPC_ISR
  1889. jmp TIMER1_OVF_ISR
  1890. jmp TIMER0_COMPA_ISR
  1891. jmp TIMER0_COMPB_ISR
  1892. jmp TIMER0_OVF_ISR
  1893. jmp SPI_STC_ISR
  1894. jmp USART0_RX_ISR
  1895. jmp USART0_UDRE_ISR
  1896. jmp USART0_TX_ISR
  1897. jmp ANALOG_COMP_ISR
  1898. jmp ADC_ISR
  1899. jmp EE_READY_ISR
  1900. jmp TIMER3_CAPT_ISR
  1901. jmp TIMER3_COMPA_ISR
  1902. jmp TIMER3_COMPB_ISR
  1903. jmp TIMER3_COMPC_ISR
  1904. jmp TIMER3_OVF_ISR
  1905. jmp USART1_RX_ISR
  1906. jmp USART1_UDRE_ISR
  1907. jmp USART1_TX_ISR
  1908. jmp TWI_ISR
  1909. jmp SPM_READY_ISR
  1910. jmp TIMER4_CAPT_ISR
  1911. jmp TIMER4_COMPA_ISR
  1912. jmp TIMER4_COMPB_ISR
  1913. jmp TIMER4_COMPC_ISR
  1914. jmp TIMER4_OVF_ISR
  1915. jmp TIMER5_CAPT_ISR
  1916. jmp TIMER5_COMPA_ISR
  1917. jmp TIMER5_COMPB_ISR
  1918. jmp TIMER5_COMPC_ISR
  1919. jmp TIMER5_OVF_ISR
  1920. jmp TRX24_PLL_LOCK_ISR
  1921. jmp TRX24_PLL_UNLOCK_ISR
  1922. jmp TRX24_RX_START_ISR
  1923. jmp TRX24_RX_END_ISR
  1924. jmp TRX24_CCA_ED_DONE_ISR
  1925. jmp TRX24_XAH_AMI_ISR
  1926. jmp TRX24_TX_END_ISR
  1927. jmp TRX24_AWAKE_ISR
  1928. jmp SCNT_CMP1_ISR
  1929. jmp SCNT_CMP2_ISR
  1930. jmp SCNT_CMP3_ISR
  1931. jmp SCNT_OVFL_ISR
  1932. jmp SCNT_BACKOFF_ISR
  1933. jmp AES_READY_ISR
  1934. jmp BAT_LOW_ISR
  1935. jmp TRX24_TX_START_ISR
  1936. jmp TRX24_AMI0_ISR
  1937. jmp TRX24_AMI1_ISR
  1938. jmp TRX24_AMI2_ISR
  1939. jmp TRX24_AMI3_ISR
  1940. {$i start.inc}
  1941. .weak INT0_ISR
  1942. .weak INT1_ISR
  1943. .weak INT2_ISR
  1944. .weak INT3_ISR
  1945. .weak INT4_ISR
  1946. .weak INT5_ISR
  1947. .weak INT6_ISR
  1948. .weak INT7_ISR
  1949. .weak PCINT0_ISR
  1950. .weak PCINT1_ISR
  1951. .weak PCINT2_ISR
  1952. .weak WDT_ISR
  1953. .weak TIMER2_COMPA_ISR
  1954. .weak TIMER2_COMPB_ISR
  1955. .weak TIMER2_OVF_ISR
  1956. .weak TIMER1_CAPT_ISR
  1957. .weak TIMER1_COMPA_ISR
  1958. .weak TIMER1_COMPB_ISR
  1959. .weak TIMER1_COMPC_ISR
  1960. .weak TIMER1_OVF_ISR
  1961. .weak TIMER0_COMPA_ISR
  1962. .weak TIMER0_COMPB_ISR
  1963. .weak TIMER0_OVF_ISR
  1964. .weak SPI_STC_ISR
  1965. .weak USART0_RX_ISR
  1966. .weak USART0_UDRE_ISR
  1967. .weak USART0_TX_ISR
  1968. .weak ANALOG_COMP_ISR
  1969. .weak ADC_ISR
  1970. .weak EE_READY_ISR
  1971. .weak TIMER3_CAPT_ISR
  1972. .weak TIMER3_COMPA_ISR
  1973. .weak TIMER3_COMPB_ISR
  1974. .weak TIMER3_COMPC_ISR
  1975. .weak TIMER3_OVF_ISR
  1976. .weak USART1_RX_ISR
  1977. .weak USART1_UDRE_ISR
  1978. .weak USART1_TX_ISR
  1979. .weak TWI_ISR
  1980. .weak SPM_READY_ISR
  1981. .weak TIMER4_CAPT_ISR
  1982. .weak TIMER4_COMPA_ISR
  1983. .weak TIMER4_COMPB_ISR
  1984. .weak TIMER4_COMPC_ISR
  1985. .weak TIMER4_OVF_ISR
  1986. .weak TIMER5_CAPT_ISR
  1987. .weak TIMER5_COMPA_ISR
  1988. .weak TIMER5_COMPB_ISR
  1989. .weak TIMER5_COMPC_ISR
  1990. .weak TIMER5_OVF_ISR
  1991. .weak TRX24_PLL_LOCK_ISR
  1992. .weak TRX24_PLL_UNLOCK_ISR
  1993. .weak TRX24_RX_START_ISR
  1994. .weak TRX24_RX_END_ISR
  1995. .weak TRX24_CCA_ED_DONE_ISR
  1996. .weak TRX24_XAH_AMI_ISR
  1997. .weak TRX24_TX_END_ISR
  1998. .weak TRX24_AWAKE_ISR
  1999. .weak SCNT_CMP1_ISR
  2000. .weak SCNT_CMP2_ISR
  2001. .weak SCNT_CMP3_ISR
  2002. .weak SCNT_OVFL_ISR
  2003. .weak SCNT_BACKOFF_ISR
  2004. .weak AES_READY_ISR
  2005. .weak BAT_LOW_ISR
  2006. .weak TRX24_TX_START_ISR
  2007. .weak TRX24_AMI0_ISR
  2008. .weak TRX24_AMI1_ISR
  2009. .weak TRX24_AMI2_ISR
  2010. .weak TRX24_AMI3_ISR
  2011. .set INT0_ISR, Default_IRQ_handler
  2012. .set INT1_ISR, Default_IRQ_handler
  2013. .set INT2_ISR, Default_IRQ_handler
  2014. .set INT3_ISR, Default_IRQ_handler
  2015. .set INT4_ISR, Default_IRQ_handler
  2016. .set INT5_ISR, Default_IRQ_handler
  2017. .set INT6_ISR, Default_IRQ_handler
  2018. .set INT7_ISR, Default_IRQ_handler
  2019. .set PCINT0_ISR, Default_IRQ_handler
  2020. .set PCINT1_ISR, Default_IRQ_handler
  2021. .set PCINT2_ISR, Default_IRQ_handler
  2022. .set WDT_ISR, Default_IRQ_handler
  2023. .set TIMER2_COMPA_ISR, Default_IRQ_handler
  2024. .set TIMER2_COMPB_ISR, Default_IRQ_handler
  2025. .set TIMER2_OVF_ISR, Default_IRQ_handler
  2026. .set TIMER1_CAPT_ISR, Default_IRQ_handler
  2027. .set TIMER1_COMPA_ISR, Default_IRQ_handler
  2028. .set TIMER1_COMPB_ISR, Default_IRQ_handler
  2029. .set TIMER1_COMPC_ISR, Default_IRQ_handler
  2030. .set TIMER1_OVF_ISR, Default_IRQ_handler
  2031. .set TIMER0_COMPA_ISR, Default_IRQ_handler
  2032. .set TIMER0_COMPB_ISR, Default_IRQ_handler
  2033. .set TIMER0_OVF_ISR, Default_IRQ_handler
  2034. .set SPI_STC_ISR, Default_IRQ_handler
  2035. .set USART0_RX_ISR, Default_IRQ_handler
  2036. .set USART0_UDRE_ISR, Default_IRQ_handler
  2037. .set USART0_TX_ISR, Default_IRQ_handler
  2038. .set ANALOG_COMP_ISR, Default_IRQ_handler
  2039. .set ADC_ISR, Default_IRQ_handler
  2040. .set EE_READY_ISR, Default_IRQ_handler
  2041. .set TIMER3_CAPT_ISR, Default_IRQ_handler
  2042. .set TIMER3_COMPA_ISR, Default_IRQ_handler
  2043. .set TIMER3_COMPB_ISR, Default_IRQ_handler
  2044. .set TIMER3_COMPC_ISR, Default_IRQ_handler
  2045. .set TIMER3_OVF_ISR, Default_IRQ_handler
  2046. .set USART1_RX_ISR, Default_IRQ_handler
  2047. .set USART1_UDRE_ISR, Default_IRQ_handler
  2048. .set USART1_TX_ISR, Default_IRQ_handler
  2049. .set TWI_ISR, Default_IRQ_handler
  2050. .set SPM_READY_ISR, Default_IRQ_handler
  2051. .set TIMER4_CAPT_ISR, Default_IRQ_handler
  2052. .set TIMER4_COMPA_ISR, Default_IRQ_handler
  2053. .set TIMER4_COMPB_ISR, Default_IRQ_handler
  2054. .set TIMER4_COMPC_ISR, Default_IRQ_handler
  2055. .set TIMER4_OVF_ISR, Default_IRQ_handler
  2056. .set TIMER5_CAPT_ISR, Default_IRQ_handler
  2057. .set TIMER5_COMPA_ISR, Default_IRQ_handler
  2058. .set TIMER5_COMPB_ISR, Default_IRQ_handler
  2059. .set TIMER5_COMPC_ISR, Default_IRQ_handler
  2060. .set TIMER5_OVF_ISR, Default_IRQ_handler
  2061. .set TRX24_PLL_LOCK_ISR, Default_IRQ_handler
  2062. .set TRX24_PLL_UNLOCK_ISR, Default_IRQ_handler
  2063. .set TRX24_RX_START_ISR, Default_IRQ_handler
  2064. .set TRX24_RX_END_ISR, Default_IRQ_handler
  2065. .set TRX24_CCA_ED_DONE_ISR, Default_IRQ_handler
  2066. .set TRX24_XAH_AMI_ISR, Default_IRQ_handler
  2067. .set TRX24_TX_END_ISR, Default_IRQ_handler
  2068. .set TRX24_AWAKE_ISR, Default_IRQ_handler
  2069. .set SCNT_CMP1_ISR, Default_IRQ_handler
  2070. .set SCNT_CMP2_ISR, Default_IRQ_handler
  2071. .set SCNT_CMP3_ISR, Default_IRQ_handler
  2072. .set SCNT_OVFL_ISR, Default_IRQ_handler
  2073. .set SCNT_BACKOFF_ISR, Default_IRQ_handler
  2074. .set AES_READY_ISR, Default_IRQ_handler
  2075. .set BAT_LOW_ISR, Default_IRQ_handler
  2076. .set TRX24_TX_START_ISR, Default_IRQ_handler
  2077. .set TRX24_AMI0_ISR, Default_IRQ_handler
  2078. .set TRX24_AMI1_ISR, Default_IRQ_handler
  2079. .set TRX24_AMI2_ISR, Default_IRQ_handler
  2080. .set TRX24_AMI3_ISR, Default_IRQ_handler
  2081. end;
  2082. end.