atmega256rfr2.pp 101 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103
  1. unit ATmega256RFR2;
  2. {$goto on}
  3. interface
  4. var
  5. PINA: byte absolute $20; // Port A Input Pins Address
  6. DDRA: byte absolute $21; // Port A Data Direction Register
  7. PORTA: byte absolute $22; // Port A Data Register
  8. PINB: byte absolute $23; // Port B Input Pins Address
  9. DDRB: byte absolute $24; // Port B Data Direction Register
  10. PORTB: byte absolute $25; // Port B Data Register
  11. PINC: byte absolute $26; // Port C Input Pins Address
  12. DDRC: byte absolute $27; // Port C Data Direction Register
  13. PORTC: byte absolute $28; // Port C Data Register
  14. PIND: byte absolute $29; // Port D Input Pins Address
  15. DDRD: byte absolute $2A; // Port D Data Direction Register
  16. PORTD: byte absolute $2B; // Port D Data Register
  17. PINE: byte absolute $2C; // Port E Input Pins Address
  18. DDRE: byte absolute $2D; // Port E Data Direction Register
  19. PORTE: byte absolute $2E; // Port E Data Register
  20. PINF: byte absolute $2F; // Port F Input Pins Address
  21. DDRF: byte absolute $30; // Port F Data Direction Register
  22. PORTF: byte absolute $31; // Port F Data Register
  23. PING: byte absolute $32; // Port G Input Pins Address
  24. DDRG: byte absolute $33; // Port G Data Direction Register
  25. PORTG: byte absolute $34; // Port G Data Register
  26. TIFR0: byte absolute $35; // Timer/Counter0 Interrupt Flag Register
  27. TIFR1: byte absolute $36; // Timer/Counter1 Interrupt Flag Register
  28. TIFR2: byte absolute $37; // Timer/Counter Interrupt Flag Register
  29. TIFR3: byte absolute $38; // Timer/Counter3 Interrupt Flag Register
  30. TIFR4: byte absolute $39; // Timer/Counter4 Interrupt Flag Register
  31. TIFR5: byte absolute $3A; // Timer/Counter5 Interrupt Flag Register
  32. PCIFR: byte absolute $3B; // Pin Change Interrupt Flag Register
  33. EIFR: byte absolute $3C; // External Interrupt Flag Register
  34. EIMSK: byte absolute $3D; // External Interrupt Mask Register
  35. GPIOR0: byte absolute $3E; // General Purpose IO Register 0
  36. EECR: byte absolute $3F; // EEPROM Control Register
  37. EEDR: byte absolute $40; // EEPROM Data Register
  38. EEAR: word absolute $41; // EEPROM Address Register Bytes
  39. EEARL: byte absolute $41; // EEPROM Address Register Bytes
  40. EEARH: byte absolute $42; // EEPROM Address Register Bytes;
  41. GTCCR: byte absolute $43; // General Timer Counter Control register
  42. TCCR0A: byte absolute $44; // Timer/Counter0 Control Register A
  43. TCCR0B: byte absolute $45; // Timer/Counter0 Control Register B
  44. TCNT0: byte absolute $46; // Timer/Counter0 Register
  45. OCR0A: byte absolute $47; // Timer/Counter0 Output Compare Register
  46. OCR0B: byte absolute $48; // Timer/Counter0 Output Compare Register B
  47. GPIOR1: byte absolute $4A; // General Purpose IO Register 1
  48. GPIOR2: byte absolute $4B; // General Purpose I/O Register 2
  49. SPCR: byte absolute $4C; // SPI Control Register
  50. SPSR: byte absolute $4D; // SPI Status Register
  51. SPDR: byte absolute $4E; // SPI Data Register
  52. ACSR: byte absolute $50; // Analog Comparator Control And Status Register
  53. OCDR: byte absolute $51; // On-Chip Debug Register
  54. SMCR: byte absolute $53; // Sleep Mode Control Register
  55. MCUSR: byte absolute $54; // MCU Status Register
  56. MCUCR: byte absolute $55; // MCU Control Register
  57. SPMCSR: byte absolute $57; // Store Program Memory Control Register
  58. RAMPZ: byte absolute $5B; // Extended Z-pointer Register for ELPM/SPM
  59. EIND: byte absolute $5C; // Extended Indirect Register
  60. SP: word absolute $5D; // Stack Pointer
  61. SPL: byte absolute $5D; // Stack Pointer
  62. SPH: byte absolute $5E; // Stack Pointer ;
  63. SREG: byte absolute $5F; // Status Register
  64. WDTCSR: byte absolute $60; // Watchdog Timer Control Register
  65. CLKPR: byte absolute $61; // Clock Prescale Register
  66. PRR2: byte absolute $63; // Power Reduction Register 2
  67. PRR0: byte absolute $64; // Power Reduction Register0
  68. PRR1: byte absolute $65; // Power Reduction Register 1
  69. OSCCAL: byte absolute $66; // Oscillator Calibration Value
  70. BGCR: byte absolute $67; // Reference Voltage Calibration Register
  71. PCICR: byte absolute $68; // Pin Change Interrupt Control Register
  72. EICRA: byte absolute $69; // External Interrupt Control Register A
  73. EICRB: byte absolute $6A; // External Interrupt Control Register B
  74. PCMSK0: byte absolute $6B; // Pin Change Mask Register 0
  75. PCMSK1: byte absolute $6C; // Pin Change Mask Register 1
  76. PCMSK2: byte absolute $6D; // Pin Change Mask Register 2
  77. TIMSK0: byte absolute $6E; // Timer/Counter0 Interrupt Mask Register
  78. TIMSK1: byte absolute $6F; // Timer/Counter1 Interrupt Mask Register
  79. TIMSK2: byte absolute $70; // Timer/Counter Interrupt Mask register
  80. TIMSK3: byte absolute $71; // Timer/Counter3 Interrupt Mask Register
  81. TIMSK4: byte absolute $72; // Timer/Counter4 Interrupt Mask Register
  82. TIMSK5: byte absolute $73; // Timer/Counter5 Interrupt Mask Register
  83. NEMCR: byte absolute $75; // Flash Extended-Mode Control-Register
  84. ADCSRC: byte absolute $77; // The ADC Control and Status Register C
  85. ADC: word absolute $78; // ADC Data Register Bytes
  86. ADCL: byte absolute $78; // ADC Data Register Bytes
  87. ADCH: byte absolute $79; // ADC Data Register Bytes;
  88. ADCSRA: byte absolute $7A; // The ADC Control and Status Register A
  89. ADCSRB: byte absolute $7B; // The ADC Control and Status Register B
  90. ADMUX: byte absolute $7C; // The ADC Multiplexer Selection Register
  91. DIDR2: byte absolute $7D; // Digital Input Disable Register 2
  92. DIDR0: byte absolute $7E; // Digital Input Disable Register 0
  93. DIDR1: byte absolute $7F; // Digital Input Disable Register 1
  94. TCCR1A: byte absolute $80; // Timer/Counter1 Control Register A
  95. TCCR1B: byte absolute $81; // Timer/Counter1 Control Register B
  96. TCCR1C: byte absolute $82; // Timer/Counter1 Control Register C
  97. TCNT1: word absolute $84; // Timer/Counter1 Bytes
  98. TCNT1L: byte absolute $84; // Timer/Counter1 Bytes
  99. TCNT1H: byte absolute $85; // Timer/Counter1 Bytes;
  100. ICR1: word absolute $86; // Timer/Counter1 Input Capture Register Bytes
  101. ICR1L: byte absolute $86; // Timer/Counter1 Input Capture Register Bytes
  102. ICR1H: byte absolute $87; // Timer/Counter1 Input Capture Register Bytes;
  103. OCR1A: word absolute $88; // Timer/Counter1 Output Compare Register A Bytes
  104. OCR1AL: byte absolute $88; // Timer/Counter1 Output Compare Register A Bytes
  105. OCR1AH: byte absolute $89; // Timer/Counter1 Output Compare Register A Bytes;
  106. OCR1B: word absolute $8A; // Timer/Counter1 Output Compare Register B Bytes
  107. OCR1BL: byte absolute $8A; // Timer/Counter1 Output Compare Register B Bytes
  108. OCR1BH: byte absolute $8B; // Timer/Counter1 Output Compare Register B Bytes;
  109. OCR1C: word absolute $8C; // Timer/Counter1 Output Compare Register C Bytes
  110. OCR1CL: byte absolute $8C; // Timer/Counter1 Output Compare Register C Bytes
  111. OCR1CH: byte absolute $8D; // Timer/Counter1 Output Compare Register C Bytes;
  112. TCCR3A: byte absolute $90; // Timer/Counter3 Control Register A
  113. TCCR3B: byte absolute $91; // Timer/Counter3 Control Register B
  114. TCCR3C: byte absolute $92; // Timer/Counter3 Control Register C
  115. TCNT3: word absolute $94; // Timer/Counter3 Bytes
  116. TCNT3L: byte absolute $94; // Timer/Counter3 Bytes
  117. TCNT3H: byte absolute $95; // Timer/Counter3 Bytes;
  118. ICR3: word absolute $96; // Timer/Counter3 Input Capture Register Bytes
  119. ICR3L: byte absolute $96; // Timer/Counter3 Input Capture Register Bytes
  120. ICR3H: byte absolute $97; // Timer/Counter3 Input Capture Register Bytes;
  121. OCR3A: word absolute $98; // Timer/Counter3 Output Compare Register A Bytes
  122. OCR3AL: byte absolute $98; // Timer/Counter3 Output Compare Register A Bytes
  123. OCR3AH: byte absolute $99; // Timer/Counter3 Output Compare Register A Bytes;
  124. OCR3B: word absolute $9A; // Timer/Counter3 Output Compare Register B Bytes
  125. OCR3BL: byte absolute $9A; // Timer/Counter3 Output Compare Register B Bytes
  126. OCR3BH: byte absolute $9B; // Timer/Counter3 Output Compare Register B Bytes;
  127. OCR3C: word absolute $9C; // Timer/Counter3 Output Compare Register C Bytes
  128. OCR3CL: byte absolute $9C; // Timer/Counter3 Output Compare Register C Bytes
  129. OCR3CH: byte absolute $9D; // Timer/Counter3 Output Compare Register C Bytes;
  130. TCCR4A: byte absolute $A0; // Timer/Counter4 Control Register A
  131. TCCR4B: byte absolute $A1; // Timer/Counter4 Control Register B
  132. TCCR4C: byte absolute $A2; // Timer/Counter4 Control Register C
  133. TCNT4: word absolute $A4; // Timer/Counter4 Bytes
  134. TCNT4L: byte absolute $A4; // Timer/Counter4 Bytes
  135. TCNT4H: byte absolute $A5; // Timer/Counter4 Bytes;
  136. ICR4: word absolute $A6; // Timer/Counter4 Input Capture Register Bytes
  137. ICR4L: byte absolute $A6; // Timer/Counter4 Input Capture Register Bytes
  138. ICR4H: byte absolute $A7; // Timer/Counter4 Input Capture Register Bytes;
  139. OCR4A: word absolute $A8; // Timer/Counter4 Output Compare Register A Bytes
  140. OCR4AL: byte absolute $A8; // Timer/Counter4 Output Compare Register A Bytes
  141. OCR4AH: byte absolute $A9; // Timer/Counter4 Output Compare Register A Bytes;
  142. OCR4B: word absolute $AA; // Timer/Counter4 Output Compare Register B Bytes
  143. OCR4BL: byte absolute $AA; // Timer/Counter4 Output Compare Register B Bytes
  144. OCR4BH: byte absolute $AB; // Timer/Counter4 Output Compare Register B Bytes;
  145. OCR4C: word absolute $AC; // Timer/Counter4 Output Compare Register C Bytes
  146. OCR4CL: byte absolute $AC; // Timer/Counter4 Output Compare Register C Bytes
  147. OCR4CH: byte absolute $AD; // Timer/Counter4 Output Compare Register C Bytes;
  148. TCCR2A: byte absolute $B0; // Timer/Counter2 Control Register A
  149. TCCR2B: byte absolute $B1; // Timer/Counter2 Control Register B
  150. TCNT2: byte absolute $B2; // Timer/Counter2
  151. OCR2A: byte absolute $B3; // Timer/Counter2 Output Compare Register A
  152. OCR2B: byte absolute $B4; // Timer/Counter2 Output Compare Register B
  153. ASSR: byte absolute $B6; // Asynchronous Status Register
  154. TWBR: byte absolute $B8; // TWI Bit Rate Register
  155. TWSR: byte absolute $B9; // TWI Status Register
  156. TWAR: byte absolute $BA; // TWI (Slave) Address Register
  157. TWDR: byte absolute $BB; // TWI Data Register
  158. TWCR: byte absolute $BC; // TWI Control Register
  159. TWAMR: byte absolute $BD; // TWI (Slave) Address Mask Register
  160. IRQ_MASK1: byte absolute $BE; // Transceiver Interrupt Enable Register 1
  161. IRQ_STATUS1: byte absolute $BF; // Transceiver Interrupt Status Register 1
  162. UCSR0A: byte absolute $C0; // USART0 MSPIM Control and Status Register A
  163. UCSR0B: byte absolute $C1; // USART0 MSPIM Control and Status Register B
  164. UCSR0C: byte absolute $C2; // USART0 MSPIM Control and Status Register C
  165. UBRR0: word absolute $C4; // USART0 Baud Rate Register Bytes
  166. UBRR0L: byte absolute $C4; // USART0 Baud Rate Register Bytes
  167. UBRR0H: byte absolute $C5; // USART0 Baud Rate Register Bytes;
  168. UDR0: byte absolute $C6; // USART0 I/O Data Register
  169. UCSR1A: byte absolute $C8; // USART1 MSPIM Control and Status Register A
  170. UCSR1B: byte absolute $C9; // USART1 MSPIM Control and Status Register B
  171. UCSR1C: byte absolute $CA; // USART1 MSPIM Control and Status Register C
  172. UBRR1: word absolute $CC; // USART1 Baud Rate Register Bytes
  173. UBRR1L: byte absolute $CC; // USART1 Baud Rate Register Bytes
  174. UBRR1H: byte absolute $CD; // USART1 Baud Rate Register Bytes;
  175. UDR1: byte absolute $CE; // USART1 I/O Data Register
  176. SCRSTRLL: byte absolute $D7; // Symbol Counter Received Frame Timestamp Register LL-Byte
  177. SCRSTRLH: byte absolute $D8; // Symbol Counter Received Frame Timestamp Register LH-Byte
  178. SCRSTRHL: byte absolute $D9; // Symbol Counter Received Frame Timestamp Register HL-Byte
  179. SCRSTRHH: byte absolute $DA; // Symbol Counter Received Frame Timestamp Register HH-Byte
  180. SCCSR: byte absolute $DB; // Symbol Counter Compare Source Register
  181. SCCR0: byte absolute $DC; // Symbol Counter Control Register 0
  182. SCCR1: byte absolute $DD; // Symbol Counter Control Register 1
  183. SCSR: byte absolute $DE; // Symbol Counter Status Register
  184. SCIRQM: byte absolute $DF; // Symbol Counter Interrupt Mask Register
  185. SCIRQS: byte absolute $E0; // Symbol Counter Interrupt Status Register
  186. SCCNTLL: byte absolute $E1; // Symbol Counter Register LL-Byte
  187. SCCNTLH: byte absolute $E2; // Symbol Counter Register LH-Byte
  188. SCCNTHL: byte absolute $E3; // Symbol Counter Register HL-Byte
  189. SCCNTHH: byte absolute $E4; // Symbol Counter Register HH-Byte
  190. SCBTSRLL: byte absolute $E5; // Symbol Counter Beacon Timestamp Register LL-Byte
  191. SCBTSRLH: byte absolute $E6; // Symbol Counter Beacon Timestamp Register LH-Byte
  192. SCBTSRHL: byte absolute $E7; // Symbol Counter Beacon Timestamp Register HL-Byte
  193. SCBTSRHH: byte absolute $E8; // Symbol Counter Beacon Timestamp Register HH-Byte
  194. SCTSRLL: byte absolute $E9; // Symbol Counter Frame Timestamp Register LL-Byte
  195. SCTSRLH: byte absolute $EA; // Symbol Counter Frame Timestamp Register LH-Byte
  196. SCTSRHL: byte absolute $EB; // Symbol Counter Frame Timestamp Register HL-Byte
  197. SCTSRHH: byte absolute $EC; // Symbol Counter Frame Timestamp Register HH-Byte
  198. SCOCR3LL: byte absolute $ED; // Symbol Counter Output Compare Register 3 LL-Byte
  199. SCOCR3LH: byte absolute $EE; // Symbol Counter Output Compare Register 3 LH-Byte
  200. SCOCR3HL: byte absolute $EF; // Symbol Counter Output Compare Register 3 HL-Byte
  201. SCOCR3HH: byte absolute $F0; // Symbol Counter Output Compare Register 3 HH-Byte
  202. SCOCR2LL: byte absolute $F1; // Symbol Counter Output Compare Register 2 LL-Byte
  203. SCOCR2LH: byte absolute $F2; // Symbol Counter Output Compare Register 2 LH-Byte
  204. SCOCR2HL: byte absolute $F3; // Symbol Counter Output Compare Register 2 HL-Byte
  205. SCOCR2HH: byte absolute $F4; // Symbol Counter Output Compare Register 2 HH-Byte
  206. SCOCR1LL: byte absolute $F5; // Symbol Counter Output Compare Register 1 LL-Byte
  207. SCOCR1LH: byte absolute $F6; // Symbol Counter Output Compare Register 1 LH-Byte
  208. SCOCR1HL: byte absolute $F7; // Symbol Counter Output Compare Register 1 HL-Byte
  209. SCOCR1HH: byte absolute $F8; // Symbol Counter Output Compare Register 1 HH-Byte
  210. SCTSTRLL: byte absolute $F9; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  211. SCTSTRLH: byte absolute $FA; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  212. SCTSTRHL: byte absolute $FB; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  213. SCTSTRHH: byte absolute $FC; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  214. MAFCR0: byte absolute $10C; // Multiple Address Filter Configuration Register 0
  215. MAFCR1: byte absolute $10D; // Multiple Address Filter Configuration Register 1
  216. MAFSA0L: byte absolute $10E; // Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)
  217. MAFSA0H: byte absolute $10F; // Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)
  218. MAFPA0L: byte absolute $110; // Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)
  219. MAFPA0H: byte absolute $111; // Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)
  220. MAFSA1L: byte absolute $112; // Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)
  221. MAFSA1H: byte absolute $113; // Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)
  222. MAFPA1L: byte absolute $114; // Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)
  223. MAFPA1H: byte absolute $115; // Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)
  224. MAFSA2L: byte absolute $116; // Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)
  225. MAFSA2H: byte absolute $117; // Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)
  226. MAFPA2L: byte absolute $118; // Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)
  227. MAFPA2H: byte absolute $119; // Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)
  228. MAFSA3L: byte absolute $11A; // Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)
  229. MAFSA3H: byte absolute $11B; // Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)
  230. MAFPA3L: byte absolute $11C; // Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)
  231. MAFPA3H: byte absolute $11D; // Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)
  232. TCCR5A: byte absolute $120; // Timer/Counter5 Control Register A
  233. TCCR5B: byte absolute $121; // Timer/Counter5 Control Register B
  234. TCCR5C: byte absolute $122; // Timer/Counter5 Control Register C
  235. TCNT5: word absolute $124; // Timer/Counter5 Bytes
  236. TCNT5L: byte absolute $124; // Timer/Counter5 Bytes
  237. TCNT5H: byte absolute $125; // Timer/Counter5 Bytes;
  238. ICR5: word absolute $126; // Timer/Counter5 Input Capture Register Bytes
  239. ICR5L: byte absolute $126; // Timer/Counter5 Input Capture Register Bytes
  240. ICR5H: byte absolute $127; // Timer/Counter5 Input Capture Register Bytes;
  241. OCR5A: word absolute $128; // Timer/Counter5 Output Compare Register A Bytes
  242. OCR5AL: byte absolute $128; // Timer/Counter5 Output Compare Register A Bytes
  243. OCR5AH: byte absolute $129; // Timer/Counter5 Output Compare Register A Bytes;
  244. OCR5B: word absolute $12A; // Timer/Counter5 Output Compare Register B Bytes
  245. OCR5BL: byte absolute $12A; // Timer/Counter5 Output Compare Register B Bytes
  246. OCR5BH: byte absolute $12B; // Timer/Counter5 Output Compare Register B Bytes;
  247. OCR5C: word absolute $12C; // Timer/Counter5 Output Compare Register C Bytes
  248. OCR5CL: byte absolute $12C; // Timer/Counter5 Output Compare Register C Bytes
  249. OCR5CH: byte absolute $12D; // Timer/Counter5 Output Compare Register C Bytes;
  250. LLCR: byte absolute $12F; // Low Leakage Voltage Regulator Control Register
  251. LLDRL: byte absolute $130; // Low Leakage Voltage Regulator Data Register (Low-Byte)
  252. LLDRH: byte absolute $131; // Low Leakage Voltage Regulator Data Register (High-Byte)
  253. DRTRAM3: byte absolute $132; // Data Retention Configuration Register #3
  254. DRTRAM2: byte absolute $133; // Data Retention Configuration Register #2
  255. DRTRAM1: byte absolute $134; // Data Retention Configuration Register #1
  256. DRTRAM0: byte absolute $135; // Data Retention Configuration Register #0
  257. DPDS0: byte absolute $136; // Port Driver Strength Register 0
  258. DPDS1: byte absolute $137; // Port Driver Strength Register 1
  259. PARCR: byte absolute $138; // Power Amplifier Ramp up/down Control Register
  260. TRXPR: byte absolute $139; // Transceiver Pin Register
  261. AES_CTRL: byte absolute $13C; // AES Control Register
  262. AES_STATUS: byte absolute $13D; // AES Status Register
  263. AES_STATE: byte absolute $13E; // AES Plain and Cipher Text Buffer Register
  264. AES_KEY: byte absolute $13F; // AES Encryption and Decryption Key Buffer Register
  265. TRX_STATUS: byte absolute $141; // Transceiver Status Register
  266. TRX_STATE: byte absolute $142; // Transceiver State Control Register
  267. TRX_CTRL_0: byte absolute $143; // Reserved
  268. TRX_CTRL_1: byte absolute $144; // Transceiver Control Register 1
  269. PHY_TX_PWR: byte absolute $145; // Transceiver Transmit Power Control Register
  270. PHY_RSSI: byte absolute $146; // Receiver Signal Strength Indicator Register
  271. PHY_ED_LEVEL: byte absolute $147; // Transceiver Energy Detection Level Register
  272. PHY_CC_CCA: byte absolute $148; // Transceiver Clear Channel Assessment (CCA) Control Register
  273. CCA_THRES: byte absolute $149; // Transceiver CCA Threshold Setting Register
  274. RX_CTRL: byte absolute $14A; // Transceiver Receive Control Register
  275. SFD_VALUE: byte absolute $14B; // Start of Frame Delimiter Value Register
  276. TRX_CTRL_2: byte absolute $14C; // Transceiver Control Register 2
  277. ANT_DIV: byte absolute $14D; // Antenna Diversity Control Register
  278. IRQ_MASK: byte absolute $14E; // Transceiver Interrupt Enable Register
  279. IRQ_STATUS: byte absolute $14F; // Transceiver Interrupt Status Register
  280. VREG_CTRL: byte absolute $150; // Voltage Regulator Control and Status Register
  281. BATMON: byte absolute $151; // Battery Monitor Control and Status Register
  282. XOSC_CTRL: byte absolute $152; // Crystal Oscillator Control Register
  283. CC_CTRL_0: byte absolute $153; // Channel Control Register 0
  284. CC_CTRL_1: byte absolute $154; // Channel Control Register 1
  285. RX_SYN: byte absolute $155; // Transceiver Receiver Sensitivity Control Register
  286. TRX_RPC: byte absolute $156; // Transceiver Reduced Power Consumption Control
  287. XAH_CTRL_1: byte absolute $157; // Transceiver Acknowledgment Frame Control Register 1
  288. FTN_CTRL: byte absolute $158; // Transceiver Filter Tuning Control Register
  289. PLL_CF: byte absolute $15A; // Transceiver Center Frequency Calibration Control Register
  290. PLL_DCU: byte absolute $15B; // Transceiver Delay Cell Calibration Control Register
  291. PART_NUM: byte absolute $15C; // Device Identification Register (Part Number)
  292. VERSION_NUM: byte absolute $15D; // Device Identification Register (Version Number)
  293. MAN_ID_0: byte absolute $15E; // Device Identification Register (Manufacture ID Low Byte)
  294. MAN_ID_1: byte absolute $15F; // Device Identification Register (Manufacture ID High Byte)
  295. SHORT_ADDR_0: byte absolute $160; // Transceiver MAC Short Address Register (Low Byte)
  296. SHORT_ADDR_1: byte absolute $161; // Transceiver MAC Short Address Register (High Byte)
  297. PAN_ID_0: byte absolute $162; // Transceiver Personal Area Network ID Register (Low Byte)
  298. PAN_ID_1: byte absolute $163; // Transceiver Personal Area Network ID Register (High Byte)
  299. IEEE_ADDR_0: byte absolute $164; // Transceiver MAC IEEE Address Register 0
  300. IEEE_ADDR_1: byte absolute $165; // Transceiver MAC IEEE Address Register 1
  301. IEEE_ADDR_2: byte absolute $166; // Transceiver MAC IEEE Address Register 2
  302. IEEE_ADDR_3: byte absolute $167; // Transceiver MAC IEEE Address Register 3
  303. IEEE_ADDR_4: byte absolute $168; // Transceiver MAC IEEE Address Register 4
  304. IEEE_ADDR_5: byte absolute $169; // Transceiver MAC IEEE Address Register 5
  305. IEEE_ADDR_6: byte absolute $16A; // Transceiver MAC IEEE Address Register 6
  306. IEEE_ADDR_7: byte absolute $16B; // Transceiver MAC IEEE Address Register 7
  307. XAH_CTRL_0: byte absolute $16C; // Transceiver Extended Operating Mode Control Register
  308. CSMA_SEED_0: byte absolute $16D; // Transceiver CSMA-CA Random Number Generator Seed Register
  309. CSMA_SEED_1: byte absolute $16E; // Transceiver Acknowledgment Frame Control Register 2
  310. CSMA_BE: byte absolute $16F; // Transceiver CSMA-CA Back-off Exponent Control Register
  311. TST_CTRL_DIGI: byte absolute $176; // Transceiver Digital Test Control Register
  312. TST_RX_LENGTH: byte absolute $17B; // Transceiver Received Frame Length Register
  313. TRXFBST: byte absolute $180; // Start of frame buffer
  314. TRXFBEND: byte absolute $1FF; // End of frame buffer
  315. const
  316. // Port A Data Register
  317. PA0 = $00;
  318. PA1 = $01;
  319. PA2 = $02;
  320. PA3 = $03;
  321. PA4 = $04;
  322. PA5 = $05;
  323. PA6 = $06;
  324. PA7 = $07;
  325. // Port B Data Register
  326. PB0 = $00;
  327. PB1 = $01;
  328. PB2 = $02;
  329. PB3 = $03;
  330. PB4 = $04;
  331. PB5 = $05;
  332. PB6 = $06;
  333. PB7 = $07;
  334. // Port C Data Register
  335. PC0 = $00;
  336. PC1 = $01;
  337. PC2 = $02;
  338. PC3 = $03;
  339. PC4 = $04;
  340. PC5 = $05;
  341. PC6 = $06;
  342. PC7 = $07;
  343. // Port D Data Register
  344. PD0 = $00;
  345. PD1 = $01;
  346. PD2 = $02;
  347. PD3 = $03;
  348. PD4 = $04;
  349. PD5 = $05;
  350. PD6 = $06;
  351. PD7 = $07;
  352. // Port E Data Register
  353. PE0 = $00;
  354. PE1 = $01;
  355. PE2 = $02;
  356. PE3 = $03;
  357. PE4 = $04;
  358. PE5 = $05;
  359. PE6 = $06;
  360. PE7 = $07;
  361. // Port F Data Register
  362. PF0 = $00;
  363. PF1 = $01;
  364. PF2 = $02;
  365. PF3 = $03;
  366. PF4 = $04;
  367. PF5 = $05;
  368. PF6 = $06;
  369. PF7 = $07;
  370. // Port G Data Register
  371. PG0 = $00;
  372. PG1 = $01;
  373. PG2 = $02;
  374. PG3 = $03;
  375. PG4 = $04;
  376. PG5 = $05;
  377. PG6 = $06;
  378. PG7 = $07;
  379. // Timer/Counter0 Interrupt Flag Register
  380. TOV0 = $00;
  381. OCF0A = $01;
  382. OCF0B = $02;
  383. // Timer/Counter1 Interrupt Flag Register
  384. TOV1 = $00;
  385. OCF1A = $01;
  386. OCF1B = $02;
  387. OCF1C = $03;
  388. ICF1 = $05;
  389. // Timer/Counter Interrupt Flag Register
  390. TOV2 = $00;
  391. OCF2A = $01;
  392. OCF2B = $02;
  393. // Timer/Counter3 Interrupt Flag Register
  394. TOV3 = $00;
  395. OCF3A = $01;
  396. OCF3B = $02;
  397. OCF3C = $03;
  398. ICF3 = $05;
  399. // Timer/Counter4 Interrupt Flag Register
  400. TOV4 = $00;
  401. OCF4A = $01;
  402. OCF4B = $02;
  403. OCF4C = $03;
  404. ICF4 = $05;
  405. // Timer/Counter5 Interrupt Flag Register
  406. TOV5 = $00;
  407. OCF5A = $01;
  408. OCF5B = $02;
  409. OCF5C = $03;
  410. ICF5 = $05;
  411. // Pin Change Interrupt Flag Register
  412. PCIF0 = $00; // Pin Change Interrupt Flags
  413. PCIF1 = $01; // Pin Change Interrupt Flags
  414. PCIF2 = $02; // Pin Change Interrupt Flags
  415. // External Interrupt Flag Register
  416. INTF0 = $00; // External Interrupt Flag
  417. INTF1 = $01; // External Interrupt Flag
  418. INTF2 = $02; // External Interrupt Flag
  419. INTF3 = $03; // External Interrupt Flag
  420. INTF4 = $04; // External Interrupt Flag
  421. INTF5 = $05; // External Interrupt Flag
  422. INTF6 = $06; // External Interrupt Flag
  423. INTF7 = $07; // External Interrupt Flag
  424. // External Interrupt Mask Register
  425. INT0 = $00; // External Interrupt Request Enable
  426. INT1 = $01; // External Interrupt Request Enable
  427. INT2 = $02; // External Interrupt Request Enable
  428. INT3 = $03; // External Interrupt Request Enable
  429. INT4 = $04; // External Interrupt Request Enable
  430. INT5 = $05; // External Interrupt Request Enable
  431. INT6 = $06; // External Interrupt Request Enable
  432. INT7 = $07; // External Interrupt Request Enable
  433. // General Purpose IO Register 0
  434. GPIOR00 = $00;
  435. GPIOR01 = $01;
  436. GPIOR02 = $02;
  437. GPIOR03 = $03;
  438. GPIOR04 = $04;
  439. GPIOR05 = $05;
  440. GPIOR06 = $06;
  441. GPIOR07 = $07;
  442. // EEPROM Control Register
  443. EERE = $00;
  444. EEPE = $01;
  445. EEMPE = $02;
  446. EERIE = $03;
  447. EEPM0 = $04; // EEPROM Programming Mode
  448. EEPM1 = $05; // EEPROM Programming Mode
  449. // General Timer Counter Control register
  450. PSRSYNC = $00;
  451. PSRASY = $01;
  452. TSM = $07;
  453. // Timer/Counter0 Control Register A
  454. WGM00 = $00; // Waveform Generation Mode
  455. WGM01 = $01; // Waveform Generation Mode
  456. COM0B0 = $04; // Compare Match Output B Mode
  457. COM0B1 = $05; // Compare Match Output B Mode
  458. COM0A0 = $06; // Compare Match Output A Mode
  459. COM0A1 = $07; // Compare Match Output A Mode
  460. // Timer/Counter0 Control Register B
  461. CS00 = $00; // Clock Select
  462. CS01 = $01; // Clock Select
  463. CS02 = $02; // Clock Select
  464. WGM02 = $03;
  465. FOC0B = $06;
  466. FOC0A = $07;
  467. // General Purpose I/O Register 2
  468. GPIOR20 = $00; // General Purpose I/O Register 2 Value
  469. GPIOR21 = $01; // General Purpose I/O Register 2 Value
  470. GPIOR22 = $02; // General Purpose I/O Register 2 Value
  471. GPIOR23 = $03; // General Purpose I/O Register 2 Value
  472. GPIOR24 = $04; // General Purpose I/O Register 2 Value
  473. GPIOR25 = $05; // General Purpose I/O Register 2 Value
  474. GPIOR26 = $06; // General Purpose I/O Register 2 Value
  475. GPIOR27 = $07; // General Purpose I/O Register 2 Value
  476. // SPI Control Register
  477. SPR0 = $00; // SPI Clock Rate Select 1 and 0
  478. SPR1 = $01; // SPI Clock Rate Select 1 and 0
  479. CPHA = $02;
  480. CPOL = $03;
  481. MSTR = $04;
  482. DORD = $05;
  483. SPE = $06;
  484. SPIE = $07;
  485. // SPI Status Register
  486. SPI2X = $00;
  487. WCOL = $06;
  488. SPIF = $07;
  489. // Analog Comparator Control And Status Register
  490. ACIS0 = $00; // Analog Comparator Interrupt Mode Select
  491. ACIS1 = $01; // Analog Comparator Interrupt Mode Select
  492. ACIC = $02;
  493. ACIE = $03;
  494. ACI = $04;
  495. ACO = $05;
  496. ACBG = $06;
  497. ACD = $07;
  498. // On-Chip Debug Register
  499. OCDR0 = $00; // On-Chip Debug Register Data
  500. OCDR1 = $01; // On-Chip Debug Register Data
  501. OCDR2 = $02; // On-Chip Debug Register Data
  502. OCDR3 = $03; // On-Chip Debug Register Data
  503. OCDR4 = $04; // On-Chip Debug Register Data
  504. OCDR5 = $05; // On-Chip Debug Register Data
  505. OCDR6 = $06; // On-Chip Debug Register Data
  506. OCDR7 = $07; // On-Chip Debug Register Data
  507. // Sleep Mode Control Register
  508. SE = $00;
  509. SM0 = $01; // Sleep Mode Select bits
  510. SM1 = $02; // Sleep Mode Select bits
  511. SM2 = $03; // Sleep Mode Select bits
  512. // MCU Status Register
  513. PORF = $00;
  514. EXTRF = $01;
  515. BORF = $02;
  516. WDRF = $03;
  517. JTRF = $04;
  518. // MCU Control Register
  519. IVCE = $00;
  520. IVSEL = $01;
  521. PUD = $04;
  522. JTD = $07;
  523. // Store Program Memory Control Register
  524. SPMEN = $00;
  525. PGERS = $01;
  526. PGWRT = $02;
  527. BLBSET = $03;
  528. RWWSRE = $04;
  529. SIGRD = $05;
  530. RWWSB = $06;
  531. SPMIE = $07;
  532. // Extended Z-pointer Register for ELPM/SPM
  533. RAMPZ0 = $00; // Extended Z-Pointer Value
  534. RAMPZ1 = $01; // Extended Z-Pointer Value
  535. // Status Register
  536. C = $00;
  537. Z = $01;
  538. N = $02;
  539. V = $03;
  540. S = $04;
  541. H = $05;
  542. T = $06;
  543. I = $07;
  544. // Watchdog Timer Control Register
  545. WDE = $03;
  546. WDCE = $04;
  547. WDP0 = $00; // Watchdog Timer Prescaler Bits
  548. WDP1 = $01; // Watchdog Timer Prescaler Bits
  549. WDP2 = $02; // Watchdog Timer Prescaler Bits
  550. WDP3 = $05; // Watchdog Timer Prescaler Bits
  551. WDIE = $06;
  552. WDIF = $07;
  553. // Clock Prescale Register
  554. CLKPS0 = $00; // Clock Prescaler Select Bits
  555. CLKPS1 = $01; // Clock Prescaler Select Bits
  556. CLKPS2 = $02; // Clock Prescaler Select Bits
  557. CLKPS3 = $03; // Clock Prescaler Select Bits
  558. CLKPCE = $07;
  559. // Power Reduction Register 2
  560. PRRAM0 = $00;
  561. PRRAM1 = $01;
  562. PRRAM2 = $02;
  563. PRRAM3 = $03;
  564. // Power Reduction Register0
  565. PRADC = $00;
  566. PRUSART0 = $01;
  567. PRSPI = $02;
  568. PRTIM1 = $03;
  569. PRPGA = $04;
  570. PRTIM0 = $05;
  571. PRTIM2 = $06;
  572. PRTWI = $07;
  573. // Power Reduction Register 1
  574. PRUSART1 = $00;
  575. PRTIM3 = $03;
  576. PRTIM4 = $04;
  577. PRTIM5 = $05;
  578. PRTRX24 = $06;
  579. // Oscillator Calibration Value
  580. CAL0 = $00; // Oscillator Calibration Tuning Value
  581. CAL1 = $01; // Oscillator Calibration Tuning Value
  582. CAL2 = $02; // Oscillator Calibration Tuning Value
  583. CAL3 = $03; // Oscillator Calibration Tuning Value
  584. CAL4 = $04; // Oscillator Calibration Tuning Value
  585. CAL5 = $05; // Oscillator Calibration Tuning Value
  586. CAL6 = $06; // Oscillator Calibration Tuning Value
  587. CAL7 = $07; // Oscillator Calibration Tuning Value
  588. OSCCAL0 = $00; // Oscillator Calibration
  589. OSCCAL1 = $01; // Oscillator Calibration
  590. OSCCAL2 = $02; // Oscillator Calibration
  591. OSCCAL3 = $03; // Oscillator Calibration
  592. OSCCAL4 = $04; // Oscillator Calibration
  593. OSCCAL5 = $05; // Oscillator Calibration
  594. OSCCAL6 = $06; // Oscillator Calibration
  595. OSCCAL7 = $07; // Oscillator Calibration
  596. // Reference Voltage Calibration Register
  597. BGCAL0 = $00; // Coarse Calibration Bits
  598. BGCAL1 = $01; // Coarse Calibration Bits
  599. BGCAL2 = $02; // Coarse Calibration Bits
  600. BGCAL_FINE0 = $03; // Fine Calibration Bits
  601. BGCAL_FINE1 = $04; // Fine Calibration Bits
  602. BGCAL_FINE2 = $05; // Fine Calibration Bits
  603. BGCAL_FINE3 = $06; // Fine Calibration Bits
  604. // Pin Change Interrupt Control Register
  605. PCIE0 = $00; // Pin Change Interrupt Enables
  606. PCIE1 = $01; // Pin Change Interrupt Enables
  607. PCIE2 = $02; // Pin Change Interrupt Enables
  608. // External Interrupt Control Register A
  609. ISC00 = $00; // External Interrupt 0 Sense Control Bit
  610. ISC01 = $01; // External Interrupt 0 Sense Control Bit
  611. ISC10 = $02; // External Interrupt 1 Sense Control Bit
  612. ISC11 = $03; // External Interrupt 1 Sense Control Bit
  613. ISC20 = $04; // External Interrupt 2 Sense Control Bit
  614. ISC21 = $05; // External Interrupt 2 Sense Control Bit
  615. ISC30 = $06; // External Interrupt 3 Sense Control Bit
  616. ISC31 = $07; // External Interrupt 3 Sense Control Bit
  617. // External Interrupt Control Register B
  618. ISC40 = $00; // External Interrupt 4 Sense Control Bit
  619. ISC41 = $01; // External Interrupt 4 Sense Control Bit
  620. ISC50 = $02; // External Interrupt 5 Sense Control Bit
  621. ISC51 = $03; // External Interrupt 5 Sense Control Bit
  622. ISC60 = $04; // External Interrupt 6 Sense Control Bit
  623. ISC61 = $05; // External Interrupt 6 Sense Control Bit
  624. ISC70 = $06; // External Interrupt 7 Sense Control Bit
  625. ISC71 = $07; // External Interrupt 7 Sense Control Bit
  626. // Pin Change Mask Register 2
  627. PCINT16 = $00; // Pin Change Enable Mask
  628. PCINT17 = $01; // Pin Change Enable Mask
  629. PCINT18 = $02; // Pin Change Enable Mask
  630. PCINT19 = $03; // Pin Change Enable Mask
  631. PCINT20 = $04; // Pin Change Enable Mask
  632. PCINT21 = $05; // Pin Change Enable Mask
  633. PCINT22 = $06; // Pin Change Enable Mask
  634. PCINT23 = $07; // Pin Change Enable Mask
  635. // Timer/Counter0 Interrupt Mask Register
  636. TOIE0 = $00;
  637. OCIE0A = $01;
  638. OCIE0B = $02;
  639. // Timer/Counter1 Interrupt Mask Register
  640. TOIE1 = $00;
  641. OCIE1A = $01;
  642. OCIE1B = $02;
  643. OCIE1C = $03;
  644. ICIE1 = $05;
  645. // Timer/Counter Interrupt Mask register
  646. TOIE2 = $00;
  647. OCIE2A = $01;
  648. OCIE2B = $02;
  649. // Timer/Counter3 Interrupt Mask Register
  650. TOIE3 = $00;
  651. OCIE3A = $01;
  652. OCIE3B = $02;
  653. OCIE3C = $03;
  654. ICIE3 = $05;
  655. // Timer/Counter4 Interrupt Mask Register
  656. TOIE4 = $00;
  657. OCIE4A = $01;
  658. OCIE4B = $02;
  659. OCIE4C = $03;
  660. ICIE4 = $05;
  661. // Timer/Counter5 Interrupt Mask Register
  662. TOIE5 = $00;
  663. OCIE5A = $01;
  664. OCIE5B = $02;
  665. OCIE5C = $03;
  666. ICIE5 = $05;
  667. // Flash Extended-Mode Control-Register
  668. AEAM0 = $04; // Address for Extended Address Mode of Extra Rows
  669. AEAM1 = $05; // Address for Extended Address Mode of Extra Rows
  670. ENEAM = $06;
  671. // The ADC Control and Status Register C
  672. ADSUT0 = $00; // ADC Start-up Time
  673. ADSUT1 = $01; // ADC Start-up Time
  674. ADSUT2 = $02; // ADC Start-up Time
  675. ADSUT3 = $03; // ADC Start-up Time
  676. ADSUT4 = $04; // ADC Start-up Time
  677. ADTHT0 = $06; // ADC Track-and-Hold Time
  678. ADTHT1 = $07; // ADC Track-and-Hold Time
  679. // The ADC Control and Status Register A
  680. ADPS0 = $00; // ADC Prescaler Select Bits
  681. ADPS1 = $01; // ADC Prescaler Select Bits
  682. ADPS2 = $02; // ADC Prescaler Select Bits
  683. ADIE = $03;
  684. ADIF = $04;
  685. ADATE = $05;
  686. ADSC = $06;
  687. ADEN = $07;
  688. // The ADC Control and Status Register B
  689. ADTS0 = $00; // ADC Auto Trigger Source
  690. ADTS1 = $01; // ADC Auto Trigger Source
  691. ADTS2 = $02; // ADC Auto Trigger Source
  692. MUX5 = $03;
  693. ACCH = $04;
  694. REFOK = $05;
  695. ACME = $06;
  696. AVDDOK = $07;
  697. // The ADC Multiplexer Selection Register
  698. MUX0 = $00; // Analog Channel and Gain Selection Bits
  699. MUX1 = $01; // Analog Channel and Gain Selection Bits
  700. MUX2 = $02; // Analog Channel and Gain Selection Bits
  701. MUX3 = $03; // Analog Channel and Gain Selection Bits
  702. MUX4 = $04; // Analog Channel and Gain Selection Bits
  703. ADLAR = $05;
  704. REFS0 = $06; // Reference Selection Bits
  705. REFS1 = $07; // Reference Selection Bits
  706. // Digital Input Disable Register 2
  707. ADC8D = $00;
  708. ADC9D = $01;
  709. ADC10D = $02;
  710. ADC11D = $03;
  711. ADC12D = $04;
  712. ADC13D = $05;
  713. ADC14D = $06;
  714. ADC15D = $07;
  715. // Digital Input Disable Register 0
  716. ADC0D = $00;
  717. ADC1D = $01;
  718. ADC2D = $02;
  719. ADC3D = $03;
  720. ADC4D = $04;
  721. ADC5D = $05;
  722. ADC6D = $06;
  723. ADC7D = $07;
  724. // Digital Input Disable Register 1
  725. AIN0D = $00;
  726. AIN1D = $01;
  727. // Timer/Counter1 Control Register A
  728. WGM10 = $00; // Waveform Generation Mode
  729. WGM11 = $01; // Waveform Generation Mode
  730. COM1C0 = $02; // Compare Output Mode for Channel C
  731. COM1C1 = $03; // Compare Output Mode for Channel C
  732. COM1B0 = $04; // Compare Output Mode for Channel B
  733. COM1B1 = $05; // Compare Output Mode for Channel B
  734. COM1A0 = $06; // Compare Output Mode for Channel A
  735. COM1A1 = $07; // Compare Output Mode for Channel A
  736. // Timer/Counter1 Control Register B
  737. CS10 = $00; // Clock Select
  738. CS11 = $01; // Clock Select
  739. CS12 = $02; // Clock Select
  740. ICES1 = $06;
  741. ICNC1 = $07;
  742. // Timer/Counter1 Control Register C
  743. FOC1C = $05;
  744. FOC1B = $06;
  745. FOC1A = $07;
  746. // Timer/Counter3 Control Register A
  747. WGM30 = $00; // Waveform Generation Mode
  748. WGM31 = $01; // Waveform Generation Mode
  749. COM3C0 = $02; // Compare Output Mode for Channel C
  750. COM3C1 = $03; // Compare Output Mode for Channel C
  751. COM3B0 = $04; // Compare Output Mode for Channel B
  752. COM3B1 = $05; // Compare Output Mode for Channel B
  753. COM3A0 = $06; // Compare Output Mode for Channel A
  754. COM3A1 = $07; // Compare Output Mode for Channel A
  755. // Timer/Counter3 Control Register B
  756. CS30 = $00; // Clock Select
  757. CS31 = $01; // Clock Select
  758. CS32 = $02; // Clock Select
  759. ICES3 = $06;
  760. ICNC3 = $07;
  761. // Timer/Counter3 Control Register C
  762. FOC3C = $05;
  763. FOC3B = $06;
  764. FOC3A = $07;
  765. // Timer/Counter4 Control Register A
  766. WGM40 = $00; // Waveform Generation Mode
  767. WGM41 = $01; // Waveform Generation Mode
  768. COM4C0 = $02; // Compare Output Mode for Channel C
  769. COM4C1 = $03; // Compare Output Mode for Channel C
  770. COM4B0 = $04; // Compare Output Mode for Channel B
  771. COM4B1 = $05; // Compare Output Mode for Channel B
  772. COM4A0 = $06; // Compare Output Mode for Channel A
  773. COM4A1 = $07; // Compare Output Mode for Channel A
  774. // Timer/Counter4 Control Register B
  775. CS40 = $00; // Clock Select
  776. CS41 = $01; // Clock Select
  777. CS42 = $02; // Clock Select
  778. ICES4 = $06;
  779. ICNC4 = $07;
  780. // Timer/Counter4 Control Register C
  781. FOC4C = $05;
  782. FOC4B = $06;
  783. FOC4A = $07;
  784. // Timer/Counter2 Control Register A
  785. WGM20 = $00; // Waveform Generation Mode
  786. WGM21 = $01; // Waveform Generation Mode
  787. COM2B0 = $04; // Compare Match Output B Mode
  788. COM2B1 = $05; // Compare Match Output B Mode
  789. COM2A0 = $06; // Compare Match Output A Mode
  790. COM2A1 = $07; // Compare Match Output A Mode
  791. // Timer/Counter2 Control Register B
  792. CS20 = $00; // Clock Select
  793. CS21 = $01; // Clock Select
  794. CS22 = $02; // Clock Select
  795. WGM22 = $03;
  796. FOC2B = $06;
  797. FOC2A = $07;
  798. // Asynchronous Status Register
  799. TCR2BUB = $00;
  800. TCR2AUB = $01;
  801. OCR2BUB = $02;
  802. OCR2AUB = $03;
  803. TCN2UB = $04;
  804. AS2 = $05;
  805. EXCLK = $06;
  806. EXCLKAMR = $07;
  807. // TWI Status Register
  808. TWPS0 = $00; // TWI Prescaler Bits
  809. TWPS1 = $01; // TWI Prescaler Bits
  810. TWS3 = $03; // TWI Status
  811. TWS4 = $04; // TWI Status
  812. TWS5 = $05; // TWI Status
  813. TWS6 = $06; // TWI Status
  814. TWS7 = $07; // TWI Status
  815. // TWI (Slave) Address Register
  816. TWGCE = $00;
  817. TWA0 = $01; // TWI (Slave) Address
  818. TWA1 = $02; // TWI (Slave) Address
  819. TWA2 = $03; // TWI (Slave) Address
  820. TWA3 = $04; // TWI (Slave) Address
  821. TWA4 = $05; // TWI (Slave) Address
  822. TWA5 = $06; // TWI (Slave) Address
  823. TWA6 = $07; // TWI (Slave) Address
  824. // TWI Control Register
  825. TWIE = $00;
  826. TWEN = $02;
  827. TWWC = $03;
  828. TWSTO = $04;
  829. TWSTA = $05;
  830. TWEA = $06;
  831. TWINT = $07;
  832. // TWI (Slave) Address Mask Register
  833. Res = $00;
  834. TWAM0 = $01; // TWI Address Mask
  835. TWAM1 = $02; // TWI Address Mask
  836. TWAM2 = $03; // TWI Address Mask
  837. TWAM3 = $04; // TWI Address Mask
  838. TWAM4 = $05; // TWI Address Mask
  839. TWAM5 = $06; // TWI Address Mask
  840. TWAM6 = $07; // TWI Address Mask
  841. // Transceiver Interrupt Enable Register 1
  842. TX_START_EN = $00;
  843. MAF_0_AMI_EN = $01;
  844. MAF_1_AMI_EN = $02;
  845. MAF_2_AMI_EN = $03;
  846. MAF_3_AMI_EN = $04;
  847. // Transceiver Interrupt Status Register 1
  848. TX_START = $00;
  849. MAF_0_AMI = $01;
  850. MAF_1_AMI = $02;
  851. MAF_2_AMI = $03;
  852. MAF_3_AMI = $04;
  853. // USART0 MSPIM Control and Status Register A
  854. MPCM0 = $00;
  855. U2X0 = $01;
  856. UPE0 = $02;
  857. DOR0 = $03;
  858. FE0 = $04;
  859. UDRE0 = $05;
  860. TXC0 = $06;
  861. RXC0 = $07;
  862. // USART0 MSPIM Control and Status Register B
  863. TXB80 = $00;
  864. RXB80 = $01;
  865. UCSZ02 = $02;
  866. TXEN0 = $03;
  867. RXEN0 = $04;
  868. UDRIE0 = $05;
  869. TXCIE0 = $06;
  870. RXCIE0 = $07;
  871. // USART0 MSPIM Control and Status Register C
  872. UCPOL0 = $00;
  873. UCPHA0 = $01;
  874. UDORD0 = $02;
  875. UCSZ00 = $01; // Character Size
  876. UCSZ01 = $02; // Character Size
  877. USBS0 = $03;
  878. UPM00 = $04; // Parity Mode
  879. UPM01 = $05; // Parity Mode
  880. UMSEL00 = $06; // USART Mode Select
  881. UMSEL01 = $07; // USART Mode Select
  882. // USART1 MSPIM Control and Status Register A
  883. MPCM1 = $00;
  884. U2X1 = $01;
  885. UPE1 = $02;
  886. DOR1 = $03;
  887. FE1 = $04;
  888. UDRE1 = $05;
  889. TXC1 = $06;
  890. RXC1 = $07;
  891. // USART1 MSPIM Control and Status Register B
  892. TXB81 = $00;
  893. RXB81 = $01;
  894. UCSZ12 = $02;
  895. TXEN1 = $03;
  896. RXEN1 = $04;
  897. UDRIE1 = $05;
  898. TXCIE1 = $06;
  899. RXCIE1 = $07;
  900. // USART1 MSPIM Control and Status Register C
  901. UCPOL1 = $00;
  902. UCPHA1 = $01;
  903. UDORD1 = $02;
  904. UCSZ10 = $01; // Character Size
  905. UCSZ11 = $02; // Character Size
  906. USBS1 = $03;
  907. UPM10 = $04; // Parity Mode
  908. UPM11 = $05; // Parity Mode
  909. UMSEL10 = $06; // USART Mode Select
  910. UMSEL11 = $07; // USART Mode Select
  911. // Symbol Counter Received Frame Timestamp Register LL-Byte
  912. SCRSTRLL0 = $00; // Symbol Counter Received Frame Timestamp Register LL-Byte
  913. SCRSTRLL1 = $01; // Symbol Counter Received Frame Timestamp Register LL-Byte
  914. SCRSTRLL2 = $02; // Symbol Counter Received Frame Timestamp Register LL-Byte
  915. SCRSTRLL3 = $03; // Symbol Counter Received Frame Timestamp Register LL-Byte
  916. SCRSTRLL4 = $04; // Symbol Counter Received Frame Timestamp Register LL-Byte
  917. SCRSTRLL5 = $05; // Symbol Counter Received Frame Timestamp Register LL-Byte
  918. SCRSTRLL6 = $06; // Symbol Counter Received Frame Timestamp Register LL-Byte
  919. SCRSTRLL7 = $07; // Symbol Counter Received Frame Timestamp Register LL-Byte
  920. // Symbol Counter Received Frame Timestamp Register LH-Byte
  921. SCRSTRLH0 = $00; // Symbol Counter Received Frame Timestamp Register LH-Byte
  922. SCRSTRLH1 = $01; // Symbol Counter Received Frame Timestamp Register LH-Byte
  923. SCRSTRLH2 = $02; // Symbol Counter Received Frame Timestamp Register LH-Byte
  924. SCRSTRLH3 = $03; // Symbol Counter Received Frame Timestamp Register LH-Byte
  925. SCRSTRLH4 = $04; // Symbol Counter Received Frame Timestamp Register LH-Byte
  926. SCRSTRLH5 = $05; // Symbol Counter Received Frame Timestamp Register LH-Byte
  927. SCRSTRLH6 = $06; // Symbol Counter Received Frame Timestamp Register LH-Byte
  928. SCRSTRLH7 = $07; // Symbol Counter Received Frame Timestamp Register LH-Byte
  929. // Symbol Counter Received Frame Timestamp Register HL-Byte
  930. SCRSTRHL0 = $00; // Symbol Counter Received Frame Timestamp Register HL-Byte
  931. SCRSTRHL1 = $01; // Symbol Counter Received Frame Timestamp Register HL-Byte
  932. SCRSTRHL2 = $02; // Symbol Counter Received Frame Timestamp Register HL-Byte
  933. SCRSTRHL3 = $03; // Symbol Counter Received Frame Timestamp Register HL-Byte
  934. SCRSTRHL4 = $04; // Symbol Counter Received Frame Timestamp Register HL-Byte
  935. SCRSTRHL5 = $05; // Symbol Counter Received Frame Timestamp Register HL-Byte
  936. SCRSTRHL6 = $06; // Symbol Counter Received Frame Timestamp Register HL-Byte
  937. SCRSTRHL7 = $07; // Symbol Counter Received Frame Timestamp Register HL-Byte
  938. // Symbol Counter Received Frame Timestamp Register HH-Byte
  939. SCRSTRHH0 = $00; // Symbol Counter Received Frame Timestamp Register HH-Byte
  940. SCRSTRHH1 = $01; // Symbol Counter Received Frame Timestamp Register HH-Byte
  941. SCRSTRHH2 = $02; // Symbol Counter Received Frame Timestamp Register HH-Byte
  942. SCRSTRHH3 = $03; // Symbol Counter Received Frame Timestamp Register HH-Byte
  943. SCRSTRHH4 = $04; // Symbol Counter Received Frame Timestamp Register HH-Byte
  944. SCRSTRHH5 = $05; // Symbol Counter Received Frame Timestamp Register HH-Byte
  945. SCRSTRHH6 = $06; // Symbol Counter Received Frame Timestamp Register HH-Byte
  946. SCRSTRHH7 = $07; // Symbol Counter Received Frame Timestamp Register HH-Byte
  947. // Symbol Counter Compare Source Register
  948. SCCS10 = $00; // Symbol Counter Compare Source select register for Compare Units
  949. SCCS11 = $01; // Symbol Counter Compare Source select register for Compare Units
  950. SCCS20 = $02; // Symbol Counter Compare Source select register for Compare Unit 2
  951. SCCS21 = $03; // Symbol Counter Compare Source select register for Compare Unit 2
  952. SCCS30 = $04; // Symbol Counter Compare Source select register for Compare Unit 3
  953. SCCS31 = $05; // Symbol Counter Compare Source select register for Compare Unit 3
  954. // Symbol Counter Control Register 0
  955. SCCMP1 = $00; // Symbol Counter Compare Unit 3 Mode select
  956. SCCMP2 = $01; // Symbol Counter Compare Unit 3 Mode select
  957. SCCMP3 = $02; // Symbol Counter Compare Unit 3 Mode select
  958. SCTSE = $03;
  959. SCCKSEL = $04;
  960. SCEN = $05;
  961. SCMBTS = $06;
  962. SCRES = $07;
  963. // Symbol Counter Control Register 1
  964. SCENBO = $00;
  965. SCEECLK = $01;
  966. SCCKDIV0 = $02; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  967. SCCKDIV1 = $03; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  968. SCCKDIV2 = $04; // Clock divider for synchronous clock source (16MHz Transceiver Clock)
  969. SCBTSM = $05;
  970. // Symbol Counter Status Register
  971. SCBSY = $00;
  972. // Symbol Counter Interrupt Mask Register
  973. IRQMCP1 = $00; // Symbol Counter Compare Match 3 IRQ enable
  974. IRQMCP2 = $01; // Symbol Counter Compare Match 3 IRQ enable
  975. IRQMCP3 = $02; // Symbol Counter Compare Match 3 IRQ enable
  976. IRQMOF = $03;
  977. IRQMBO = $04;
  978. // Symbol Counter Interrupt Status Register
  979. IRQSCP1 = $00; // Compare Unit 3 Compare Match IRQ
  980. IRQSCP2 = $01; // Compare Unit 3 Compare Match IRQ
  981. IRQSCP3 = $02; // Compare Unit 3 Compare Match IRQ
  982. IRQSOF = $03;
  983. IRQSBO = $04;
  984. // Symbol Counter Register LL-Byte
  985. SCCNTLL0 = $00; // Symbol Counter Register LL-Byte
  986. SCCNTLL1 = $01; // Symbol Counter Register LL-Byte
  987. SCCNTLL2 = $02; // Symbol Counter Register LL-Byte
  988. SCCNTLL3 = $03; // Symbol Counter Register LL-Byte
  989. SCCNTLL4 = $04; // Symbol Counter Register LL-Byte
  990. SCCNTLL5 = $05; // Symbol Counter Register LL-Byte
  991. SCCNTLL6 = $06; // Symbol Counter Register LL-Byte
  992. SCCNTLL7 = $07; // Symbol Counter Register LL-Byte
  993. // Symbol Counter Register LH-Byte
  994. SCCNTLH0 = $00; // Symbol Counter Register LH-Byte
  995. SCCNTLH1 = $01; // Symbol Counter Register LH-Byte
  996. SCCNTLH2 = $02; // Symbol Counter Register LH-Byte
  997. SCCNTLH3 = $03; // Symbol Counter Register LH-Byte
  998. SCCNTLH4 = $04; // Symbol Counter Register LH-Byte
  999. SCCNTLH5 = $05; // Symbol Counter Register LH-Byte
  1000. SCCNTLH6 = $06; // Symbol Counter Register LH-Byte
  1001. SCCNTLH7 = $07; // Symbol Counter Register LH-Byte
  1002. // Symbol Counter Register HL-Byte
  1003. SCCNTHL0 = $00; // Symbol Counter Register HL-Byte
  1004. SCCNTHL1 = $01; // Symbol Counter Register HL-Byte
  1005. SCCNTHL2 = $02; // Symbol Counter Register HL-Byte
  1006. SCCNTHL3 = $03; // Symbol Counter Register HL-Byte
  1007. SCCNTHL4 = $04; // Symbol Counter Register HL-Byte
  1008. SCCNTHL5 = $05; // Symbol Counter Register HL-Byte
  1009. SCCNTHL6 = $06; // Symbol Counter Register HL-Byte
  1010. SCCNTHL7 = $07; // Symbol Counter Register HL-Byte
  1011. // Symbol Counter Register HH-Byte
  1012. SCCNTHH0 = $00; // Symbol Counter Register HH-Byte
  1013. SCCNTHH1 = $01; // Symbol Counter Register HH-Byte
  1014. SCCNTHH2 = $02; // Symbol Counter Register HH-Byte
  1015. SCCNTHH3 = $03; // Symbol Counter Register HH-Byte
  1016. SCCNTHH4 = $04; // Symbol Counter Register HH-Byte
  1017. SCCNTHH5 = $05; // Symbol Counter Register HH-Byte
  1018. SCCNTHH6 = $06; // Symbol Counter Register HH-Byte
  1019. SCCNTHH7 = $07; // Symbol Counter Register HH-Byte
  1020. // Symbol Counter Beacon Timestamp Register LL-Byte
  1021. SCBTSRLL0 = $00; // Symbol Counter Beacon Timestamp Register LL-Byte
  1022. SCBTSRLL1 = $01; // Symbol Counter Beacon Timestamp Register LL-Byte
  1023. SCBTSRLL2 = $02; // Symbol Counter Beacon Timestamp Register LL-Byte
  1024. SCBTSRLL3 = $03; // Symbol Counter Beacon Timestamp Register LL-Byte
  1025. SCBTSRLL4 = $04; // Symbol Counter Beacon Timestamp Register LL-Byte
  1026. SCBTSRLL5 = $05; // Symbol Counter Beacon Timestamp Register LL-Byte
  1027. SCBTSRLL6 = $06; // Symbol Counter Beacon Timestamp Register LL-Byte
  1028. SCBTSRLL7 = $07; // Symbol Counter Beacon Timestamp Register LL-Byte
  1029. // Symbol Counter Beacon Timestamp Register LH-Byte
  1030. SCBTSRLH0 = $00; // Symbol Counter Beacon Timestamp Register LH-Byte
  1031. SCBTSRLH1 = $01; // Symbol Counter Beacon Timestamp Register LH-Byte
  1032. SCBTSRLH2 = $02; // Symbol Counter Beacon Timestamp Register LH-Byte
  1033. SCBTSRLH3 = $03; // Symbol Counter Beacon Timestamp Register LH-Byte
  1034. SCBTSRLH4 = $04; // Symbol Counter Beacon Timestamp Register LH-Byte
  1035. SCBTSRLH5 = $05; // Symbol Counter Beacon Timestamp Register LH-Byte
  1036. SCBTSRLH6 = $06; // Symbol Counter Beacon Timestamp Register LH-Byte
  1037. SCBTSRLH7 = $07; // Symbol Counter Beacon Timestamp Register LH-Byte
  1038. // Symbol Counter Beacon Timestamp Register HL-Byte
  1039. SCBTSRHL0 = $00; // Symbol Counter Beacon Timestamp Register HL-Byte
  1040. SCBTSRHL1 = $01; // Symbol Counter Beacon Timestamp Register HL-Byte
  1041. SCBTSRHL2 = $02; // Symbol Counter Beacon Timestamp Register HL-Byte
  1042. SCBTSRHL3 = $03; // Symbol Counter Beacon Timestamp Register HL-Byte
  1043. SCBTSRHL4 = $04; // Symbol Counter Beacon Timestamp Register HL-Byte
  1044. SCBTSRHL5 = $05; // Symbol Counter Beacon Timestamp Register HL-Byte
  1045. SCBTSRHL6 = $06; // Symbol Counter Beacon Timestamp Register HL-Byte
  1046. SCBTSRHL7 = $07; // Symbol Counter Beacon Timestamp Register HL-Byte
  1047. // Symbol Counter Beacon Timestamp Register HH-Byte
  1048. SCBTSRHH0 = $00; // Symbol Counter Beacon Timestamp Register HH-Byte
  1049. SCBTSRHH1 = $01; // Symbol Counter Beacon Timestamp Register HH-Byte
  1050. SCBTSRHH2 = $02; // Symbol Counter Beacon Timestamp Register HH-Byte
  1051. SCBTSRHH3 = $03; // Symbol Counter Beacon Timestamp Register HH-Byte
  1052. SCBTSRHH4 = $04; // Symbol Counter Beacon Timestamp Register HH-Byte
  1053. SCBTSRHH5 = $05; // Symbol Counter Beacon Timestamp Register HH-Byte
  1054. SCBTSRHH6 = $06; // Symbol Counter Beacon Timestamp Register HH-Byte
  1055. SCBTSRHH7 = $07; // Symbol Counter Beacon Timestamp Register HH-Byte
  1056. // Symbol Counter Frame Timestamp Register LL-Byte
  1057. SCTSRLL0 = $00; // Symbol Counter Frame Timestamp Register LL-Byte
  1058. SCTSRLL1 = $01; // Symbol Counter Frame Timestamp Register LL-Byte
  1059. SCTSRLL2 = $02; // Symbol Counter Frame Timestamp Register LL-Byte
  1060. SCTSRLL3 = $03; // Symbol Counter Frame Timestamp Register LL-Byte
  1061. SCTSRLL4 = $04; // Symbol Counter Frame Timestamp Register LL-Byte
  1062. SCTSRLL5 = $05; // Symbol Counter Frame Timestamp Register LL-Byte
  1063. SCTSRLL6 = $06; // Symbol Counter Frame Timestamp Register LL-Byte
  1064. SCTSRLL7 = $07; // Symbol Counter Frame Timestamp Register LL-Byte
  1065. // Symbol Counter Frame Timestamp Register LH-Byte
  1066. SCTSRLH0 = $00; // Symbol Counter Frame Timestamp Register LH-Byte
  1067. SCTSRLH1 = $01; // Symbol Counter Frame Timestamp Register LH-Byte
  1068. SCTSRLH2 = $02; // Symbol Counter Frame Timestamp Register LH-Byte
  1069. SCTSRLH3 = $03; // Symbol Counter Frame Timestamp Register LH-Byte
  1070. SCTSRLH4 = $04; // Symbol Counter Frame Timestamp Register LH-Byte
  1071. SCTSRLH5 = $05; // Symbol Counter Frame Timestamp Register LH-Byte
  1072. SCTSRLH6 = $06; // Symbol Counter Frame Timestamp Register LH-Byte
  1073. SCTSRLH7 = $07; // Symbol Counter Frame Timestamp Register LH-Byte
  1074. // Symbol Counter Frame Timestamp Register HL-Byte
  1075. SCTSRHL0 = $00; // Symbol Counter Frame Timestamp Register HL-Byte
  1076. SCTSRHL1 = $01; // Symbol Counter Frame Timestamp Register HL-Byte
  1077. SCTSRHL2 = $02; // Symbol Counter Frame Timestamp Register HL-Byte
  1078. SCTSRHL3 = $03; // Symbol Counter Frame Timestamp Register HL-Byte
  1079. SCTSRHL4 = $04; // Symbol Counter Frame Timestamp Register HL-Byte
  1080. SCTSRHL5 = $05; // Symbol Counter Frame Timestamp Register HL-Byte
  1081. SCTSRHL6 = $06; // Symbol Counter Frame Timestamp Register HL-Byte
  1082. SCTSRHL7 = $07; // Symbol Counter Frame Timestamp Register HL-Byte
  1083. // Symbol Counter Frame Timestamp Register HH-Byte
  1084. SCTSRHH0 = $00; // Symbol Counter Frame Timestamp Register HH-Byte
  1085. SCTSRHH1 = $01; // Symbol Counter Frame Timestamp Register HH-Byte
  1086. SCTSRHH2 = $02; // Symbol Counter Frame Timestamp Register HH-Byte
  1087. SCTSRHH3 = $03; // Symbol Counter Frame Timestamp Register HH-Byte
  1088. SCTSRHH4 = $04; // Symbol Counter Frame Timestamp Register HH-Byte
  1089. SCTSRHH5 = $05; // Symbol Counter Frame Timestamp Register HH-Byte
  1090. SCTSRHH6 = $06; // Symbol Counter Frame Timestamp Register HH-Byte
  1091. SCTSRHH7 = $07; // Symbol Counter Frame Timestamp Register HH-Byte
  1092. // Symbol Counter Output Compare Register 3 LL-Byte
  1093. SCOCR3LL0 = $00; // Symbol Counter Output Compare Register 3 LL-Byte
  1094. SCOCR3LL1 = $01; // Symbol Counter Output Compare Register 3 LL-Byte
  1095. SCOCR3LL2 = $02; // Symbol Counter Output Compare Register 3 LL-Byte
  1096. SCOCR3LL3 = $03; // Symbol Counter Output Compare Register 3 LL-Byte
  1097. SCOCR3LL4 = $04; // Symbol Counter Output Compare Register 3 LL-Byte
  1098. SCOCR3LL5 = $05; // Symbol Counter Output Compare Register 3 LL-Byte
  1099. SCOCR3LL6 = $06; // Symbol Counter Output Compare Register 3 LL-Byte
  1100. SCOCR3LL7 = $07; // Symbol Counter Output Compare Register 3 LL-Byte
  1101. // Symbol Counter Output Compare Register 3 LH-Byte
  1102. SCOCR3LH0 = $00; // Symbol Counter Output Compare Register 3 LH-Byte
  1103. SCOCR3LH1 = $01; // Symbol Counter Output Compare Register 3 LH-Byte
  1104. SCOCR3LH2 = $02; // Symbol Counter Output Compare Register 3 LH-Byte
  1105. SCOCR3LH3 = $03; // Symbol Counter Output Compare Register 3 LH-Byte
  1106. SCOCR3LH4 = $04; // Symbol Counter Output Compare Register 3 LH-Byte
  1107. SCOCR3LH5 = $05; // Symbol Counter Output Compare Register 3 LH-Byte
  1108. SCOCR3LH6 = $06; // Symbol Counter Output Compare Register 3 LH-Byte
  1109. SCOCR3LH7 = $07; // Symbol Counter Output Compare Register 3 LH-Byte
  1110. // Symbol Counter Output Compare Register 3 HL-Byte
  1111. SCOCR3HL0 = $00; // Symbol Counter Output Compare Register 3 HL-Byte
  1112. SCOCR3HL1 = $01; // Symbol Counter Output Compare Register 3 HL-Byte
  1113. SCOCR3HL2 = $02; // Symbol Counter Output Compare Register 3 HL-Byte
  1114. SCOCR3HL3 = $03; // Symbol Counter Output Compare Register 3 HL-Byte
  1115. SCOCR3HL4 = $04; // Symbol Counter Output Compare Register 3 HL-Byte
  1116. SCOCR3HL5 = $05; // Symbol Counter Output Compare Register 3 HL-Byte
  1117. SCOCR3HL6 = $06; // Symbol Counter Output Compare Register 3 HL-Byte
  1118. SCOCR3HL7 = $07; // Symbol Counter Output Compare Register 3 HL-Byte
  1119. // Symbol Counter Output Compare Register 3 HH-Byte
  1120. SCOCR3HH0 = $00; // Symbol Counter Output Compare Register 3 HH-Byte
  1121. SCOCR3HH1 = $01; // Symbol Counter Output Compare Register 3 HH-Byte
  1122. SCOCR3HH2 = $02; // Symbol Counter Output Compare Register 3 HH-Byte
  1123. SCOCR3HH3 = $03; // Symbol Counter Output Compare Register 3 HH-Byte
  1124. SCOCR3HH4 = $04; // Symbol Counter Output Compare Register 3 HH-Byte
  1125. SCOCR3HH5 = $05; // Symbol Counter Output Compare Register 3 HH-Byte
  1126. SCOCR3HH6 = $06; // Symbol Counter Output Compare Register 3 HH-Byte
  1127. SCOCR3HH7 = $07; // Symbol Counter Output Compare Register 3 HH-Byte
  1128. // Symbol Counter Output Compare Register 2 LL-Byte
  1129. SCOCR2LL0 = $00; // Symbol Counter Output Compare Register 2 LL-Byte
  1130. SCOCR2LL1 = $01; // Symbol Counter Output Compare Register 2 LL-Byte
  1131. SCOCR2LL2 = $02; // Symbol Counter Output Compare Register 2 LL-Byte
  1132. SCOCR2LL3 = $03; // Symbol Counter Output Compare Register 2 LL-Byte
  1133. SCOCR2LL4 = $04; // Symbol Counter Output Compare Register 2 LL-Byte
  1134. SCOCR2LL5 = $05; // Symbol Counter Output Compare Register 2 LL-Byte
  1135. SCOCR2LL6 = $06; // Symbol Counter Output Compare Register 2 LL-Byte
  1136. SCOCR2LL7 = $07; // Symbol Counter Output Compare Register 2 LL-Byte
  1137. // Symbol Counter Output Compare Register 2 LH-Byte
  1138. SCOCR2LH0 = $00; // Symbol Counter Output Compare Register 2 LH-Byte
  1139. SCOCR2LH1 = $01; // Symbol Counter Output Compare Register 2 LH-Byte
  1140. SCOCR2LH2 = $02; // Symbol Counter Output Compare Register 2 LH-Byte
  1141. SCOCR2LH3 = $03; // Symbol Counter Output Compare Register 2 LH-Byte
  1142. SCOCR2LH4 = $04; // Symbol Counter Output Compare Register 2 LH-Byte
  1143. SCOCR2LH5 = $05; // Symbol Counter Output Compare Register 2 LH-Byte
  1144. SCOCR2LH6 = $06; // Symbol Counter Output Compare Register 2 LH-Byte
  1145. SCOCR2LH7 = $07; // Symbol Counter Output Compare Register 2 LH-Byte
  1146. // Symbol Counter Output Compare Register 2 HL-Byte
  1147. SCOCR2HL0 = $00; // Symbol Counter Output Compare Register 2 HL-Byte
  1148. SCOCR2HL1 = $01; // Symbol Counter Output Compare Register 2 HL-Byte
  1149. SCOCR2HL2 = $02; // Symbol Counter Output Compare Register 2 HL-Byte
  1150. SCOCR2HL3 = $03; // Symbol Counter Output Compare Register 2 HL-Byte
  1151. SCOCR2HL4 = $04; // Symbol Counter Output Compare Register 2 HL-Byte
  1152. SCOCR2HL5 = $05; // Symbol Counter Output Compare Register 2 HL-Byte
  1153. SCOCR2HL6 = $06; // Symbol Counter Output Compare Register 2 HL-Byte
  1154. SCOCR2HL7 = $07; // Symbol Counter Output Compare Register 2 HL-Byte
  1155. // Symbol Counter Output Compare Register 2 HH-Byte
  1156. SCOCR2HH0 = $00; // Symbol Counter Output Compare Register 2 HH-Byte
  1157. SCOCR2HH1 = $01; // Symbol Counter Output Compare Register 2 HH-Byte
  1158. SCOCR2HH2 = $02; // Symbol Counter Output Compare Register 2 HH-Byte
  1159. SCOCR2HH3 = $03; // Symbol Counter Output Compare Register 2 HH-Byte
  1160. SCOCR2HH4 = $04; // Symbol Counter Output Compare Register 2 HH-Byte
  1161. SCOCR2HH5 = $05; // Symbol Counter Output Compare Register 2 HH-Byte
  1162. SCOCR2HH6 = $06; // Symbol Counter Output Compare Register 2 HH-Byte
  1163. SCOCR2HH7 = $07; // Symbol Counter Output Compare Register 2 HH-Byte
  1164. // Symbol Counter Output Compare Register 1 LL-Byte
  1165. SCOCR1LL0 = $00; // Symbol Counter Output Compare Register 1 LL-Byte
  1166. SCOCR1LL1 = $01; // Symbol Counter Output Compare Register 1 LL-Byte
  1167. SCOCR1LL2 = $02; // Symbol Counter Output Compare Register 1 LL-Byte
  1168. SCOCR1LL3 = $03; // Symbol Counter Output Compare Register 1 LL-Byte
  1169. SCOCR1LL4 = $04; // Symbol Counter Output Compare Register 1 LL-Byte
  1170. SCOCR1LL5 = $05; // Symbol Counter Output Compare Register 1 LL-Byte
  1171. SCOCR1LL6 = $06; // Symbol Counter Output Compare Register 1 LL-Byte
  1172. SCOCR1LL7 = $07; // Symbol Counter Output Compare Register 1 LL-Byte
  1173. // Symbol Counter Output Compare Register 1 LH-Byte
  1174. SCOCR1LH0 = $00; // Symbol Counter Output Compare Register 1 LH-Byte
  1175. SCOCR1LH1 = $01; // Symbol Counter Output Compare Register 1 LH-Byte
  1176. SCOCR1LH2 = $02; // Symbol Counter Output Compare Register 1 LH-Byte
  1177. SCOCR1LH3 = $03; // Symbol Counter Output Compare Register 1 LH-Byte
  1178. SCOCR1LH4 = $04; // Symbol Counter Output Compare Register 1 LH-Byte
  1179. SCOCR1LH5 = $05; // Symbol Counter Output Compare Register 1 LH-Byte
  1180. SCOCR1LH6 = $06; // Symbol Counter Output Compare Register 1 LH-Byte
  1181. SCOCR1LH7 = $07; // Symbol Counter Output Compare Register 1 LH-Byte
  1182. // Symbol Counter Output Compare Register 1 HL-Byte
  1183. SCOCR1HL0 = $00; // Symbol Counter Output Compare Register 1 HL-Byte
  1184. SCOCR1HL1 = $01; // Symbol Counter Output Compare Register 1 HL-Byte
  1185. SCOCR1HL2 = $02; // Symbol Counter Output Compare Register 1 HL-Byte
  1186. SCOCR1HL3 = $03; // Symbol Counter Output Compare Register 1 HL-Byte
  1187. SCOCR1HL4 = $04; // Symbol Counter Output Compare Register 1 HL-Byte
  1188. SCOCR1HL5 = $05; // Symbol Counter Output Compare Register 1 HL-Byte
  1189. SCOCR1HL6 = $06; // Symbol Counter Output Compare Register 1 HL-Byte
  1190. SCOCR1HL7 = $07; // Symbol Counter Output Compare Register 1 HL-Byte
  1191. // Symbol Counter Output Compare Register 1 HH-Byte
  1192. SCOCR1HH0 = $00; // Symbol Counter Output Compare Register 1 HH-Byte
  1193. SCOCR1HH1 = $01; // Symbol Counter Output Compare Register 1 HH-Byte
  1194. SCOCR1HH2 = $02; // Symbol Counter Output Compare Register 1 HH-Byte
  1195. SCOCR1HH3 = $03; // Symbol Counter Output Compare Register 1 HH-Byte
  1196. SCOCR1HH4 = $04; // Symbol Counter Output Compare Register 1 HH-Byte
  1197. SCOCR1HH5 = $05; // Symbol Counter Output Compare Register 1 HH-Byte
  1198. SCOCR1HH6 = $06; // Symbol Counter Output Compare Register 1 HH-Byte
  1199. SCOCR1HH7 = $07; // Symbol Counter Output Compare Register 1 HH-Byte
  1200. // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1201. SCTSTRLL0 = $00; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1202. SCTSTRLL1 = $01; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1203. SCTSTRLL2 = $02; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1204. SCTSTRLL3 = $03; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1205. SCTSTRLL4 = $04; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1206. SCTSTRLL5 = $05; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1207. SCTSTRLL6 = $06; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1208. SCTSTRLL7 = $07; // Symbol Counter Transmit Frame Timestamp Register LL-Byte
  1209. // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1210. SCTSTRLH0 = $00; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1211. SCTSTRLH1 = $01; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1212. SCTSTRLH2 = $02; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1213. SCTSTRLH3 = $03; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1214. SCTSTRLH4 = $04; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1215. SCTSTRLH5 = $05; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1216. SCTSTRLH6 = $06; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1217. SCTSTRLH7 = $07; // Symbol Counter Transmit Frame Timestamp Register LH-Byte
  1218. // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1219. SCTSTRHL0 = $00; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1220. SCTSTRHL1 = $01; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1221. SCTSTRHL2 = $02; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1222. SCTSTRHL3 = $03; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1223. SCTSTRHL4 = $04; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1224. SCTSTRHL5 = $05; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1225. SCTSTRHL6 = $06; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1226. SCTSTRHL7 = $07; // Symbol Counter Transmit Frame Timestamp Register HL-Byte
  1227. // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1228. SCTSTRHH0 = $00; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1229. SCTSTRHH1 = $01; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1230. SCTSTRHH2 = $02; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1231. SCTSTRHH3 = $03; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1232. SCTSTRHH4 = $04; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1233. SCTSTRHH5 = $05; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1234. SCTSTRHH6 = $06; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1235. SCTSTRHH7 = $07; // Symbol Counter Transmit Frame Timestamp Register HH-Byte
  1236. // Multiple Address Filter Configuration Register 0
  1237. MAF0EN = $00;
  1238. MAF1EN = $01;
  1239. MAF2EN = $02;
  1240. MAF3EN = $03;
  1241. // Multiple Address Filter Configuration Register 1
  1242. AACK_0_I_AM_COORD = $00;
  1243. AACK_0_SET_PD = $01;
  1244. AACK_1_I_AM_COORD = $02;
  1245. AACK_1_SET_PD = $03;
  1246. AACK_2_I_AM_COORD = $04;
  1247. AACK_2_SET_PD = $05;
  1248. AACK_3_I_AM_COORD = $06;
  1249. AACK_3_SET_PD = $07;
  1250. // Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)
  1251. MAFSA0L0 = $00; // MAC Short Address low Byte for Frame Filter 0
  1252. MAFSA0L1 = $01; // MAC Short Address low Byte for Frame Filter 0
  1253. MAFSA0L2 = $02; // MAC Short Address low Byte for Frame Filter 0
  1254. MAFSA0L3 = $03; // MAC Short Address low Byte for Frame Filter 0
  1255. MAFSA0L4 = $04; // MAC Short Address low Byte for Frame Filter 0
  1256. MAFSA0L5 = $05; // MAC Short Address low Byte for Frame Filter 0
  1257. MAFSA0L6 = $06; // MAC Short Address low Byte for Frame Filter 0
  1258. MAFSA0L7 = $07; // MAC Short Address low Byte for Frame Filter 0
  1259. // Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)
  1260. MAFSA0H0 = $00; // MAC Short Address high Byte for Frame Filter 0
  1261. MAFSA0H1 = $01; // MAC Short Address high Byte for Frame Filter 0
  1262. MAFSA0H2 = $02; // MAC Short Address high Byte for Frame Filter 0
  1263. MAFSA0H3 = $03; // MAC Short Address high Byte for Frame Filter 0
  1264. MAFSA0H4 = $04; // MAC Short Address high Byte for Frame Filter 0
  1265. MAFSA0H5 = $05; // MAC Short Address high Byte for Frame Filter 0
  1266. MAFSA0H6 = $06; // MAC Short Address high Byte for Frame Filter 0
  1267. MAFSA0H7 = $07; // MAC Short Address high Byte for Frame Filter 0
  1268. // Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)
  1269. MAFPA0L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1270. MAFPA0L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1271. MAFPA0L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1272. MAFPA0L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1273. MAFPA0L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1274. MAFPA0L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1275. MAFPA0L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1276. MAFPA0L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 0
  1277. // Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)
  1278. MAFPA0H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1279. MAFPA0H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1280. MAFPA0H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1281. MAFPA0H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1282. MAFPA0H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1283. MAFPA0H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1284. MAFPA0H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1285. MAFPA0H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 0
  1286. // Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)
  1287. MAFSA1L0 = $00; // MAC Short Address low Byte for Frame Filter 1
  1288. MAFSA1L1 = $01; // MAC Short Address low Byte for Frame Filter 1
  1289. MAFSA1L2 = $02; // MAC Short Address low Byte for Frame Filter 1
  1290. MAFSA1L3 = $03; // MAC Short Address low Byte for Frame Filter 1
  1291. MAFSA1L4 = $04; // MAC Short Address low Byte for Frame Filter 1
  1292. MAFSA1L5 = $05; // MAC Short Address low Byte for Frame Filter 1
  1293. MAFSA1L6 = $06; // MAC Short Address low Byte for Frame Filter 1
  1294. MAFSA1L7 = $07; // MAC Short Address low Byte for Frame Filter 1
  1295. // Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)
  1296. MAFSA1H0 = $00; // MAC Short Address high Byte for Frame Filter 1
  1297. MAFSA1H1 = $01; // MAC Short Address high Byte for Frame Filter 1
  1298. MAFSA1H2 = $02; // MAC Short Address high Byte for Frame Filter 1
  1299. MAFSA1H3 = $03; // MAC Short Address high Byte for Frame Filter 1
  1300. MAFSA1H4 = $04; // MAC Short Address high Byte for Frame Filter 1
  1301. MAFSA1H5 = $05; // MAC Short Address high Byte for Frame Filter 1
  1302. MAFSA1H6 = $06; // MAC Short Address high Byte for Frame Filter 1
  1303. MAFSA1H7 = $07; // MAC Short Address high Byte for Frame Filter 1
  1304. // Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)
  1305. MAFPA1L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1306. MAFPA1L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1307. MAFPA1L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1308. MAFPA1L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1309. MAFPA1L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1310. MAFPA1L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1311. MAFPA1L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1312. MAFPA1L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 1
  1313. // Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)
  1314. MAFPA1H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1315. MAFPA1H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1316. MAFPA1H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1317. MAFPA1H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1318. MAFPA1H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1319. MAFPA1H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1320. MAFPA1H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1321. MAFPA1H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 1
  1322. // Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)
  1323. MAFSA2L0 = $00; // MAC Short Address low Byte for Frame Filter 2
  1324. MAFSA2L1 = $01; // MAC Short Address low Byte for Frame Filter 2
  1325. MAFSA2L2 = $02; // MAC Short Address low Byte for Frame Filter 2
  1326. MAFSA2L3 = $03; // MAC Short Address low Byte for Frame Filter 2
  1327. MAFSA2L4 = $04; // MAC Short Address low Byte for Frame Filter 2
  1328. MAFSA2L5 = $05; // MAC Short Address low Byte for Frame Filter 2
  1329. MAFSA2L6 = $06; // MAC Short Address low Byte for Frame Filter 2
  1330. MAFSA2L7 = $07; // MAC Short Address low Byte for Frame Filter 2
  1331. // Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)
  1332. MAFSA2H0 = $00; // MAC Short Address high Byte for Frame Filter 2
  1333. MAFSA2H1 = $01; // MAC Short Address high Byte for Frame Filter 2
  1334. MAFSA2H2 = $02; // MAC Short Address high Byte for Frame Filter 2
  1335. MAFSA2H3 = $03; // MAC Short Address high Byte for Frame Filter 2
  1336. MAFSA2H4 = $04; // MAC Short Address high Byte for Frame Filter 2
  1337. MAFSA2H5 = $05; // MAC Short Address high Byte for Frame Filter 2
  1338. MAFSA2H6 = $06; // MAC Short Address high Byte for Frame Filter 2
  1339. MAFSA2H7 = $07; // MAC Short Address high Byte for Frame Filter 2
  1340. // Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)
  1341. MAFPA2L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1342. MAFPA2L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1343. MAFPA2L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1344. MAFPA2L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1345. MAFPA2L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1346. MAFPA2L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1347. MAFPA2L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1348. MAFPA2L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 2
  1349. // Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)
  1350. MAFPA2H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1351. MAFPA2H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1352. MAFPA2H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1353. MAFPA2H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1354. MAFPA2H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1355. MAFPA2H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1356. MAFPA2H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1357. MAFPA2H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 2
  1358. // Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)
  1359. MAFSA3L0 = $00; // MAC Short Address low Byte for Frame Filter 3
  1360. MAFSA3L1 = $01; // MAC Short Address low Byte for Frame Filter 3
  1361. MAFSA3L2 = $02; // MAC Short Address low Byte for Frame Filter 3
  1362. MAFSA3L3 = $03; // MAC Short Address low Byte for Frame Filter 3
  1363. MAFSA3L4 = $04; // MAC Short Address low Byte for Frame Filter 3
  1364. MAFSA3L5 = $05; // MAC Short Address low Byte for Frame Filter 3
  1365. MAFSA3L6 = $06; // MAC Short Address low Byte for Frame Filter 3
  1366. MAFSA3L7 = $07; // MAC Short Address low Byte for Frame Filter 3
  1367. // Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)
  1368. MAFSA3H0 = $00; // MAC Short Address high Byte for Frame Filter 3
  1369. MAFSA3H1 = $01; // MAC Short Address high Byte for Frame Filter 3
  1370. MAFSA3H2 = $02; // MAC Short Address high Byte for Frame Filter 3
  1371. MAFSA3H3 = $03; // MAC Short Address high Byte for Frame Filter 3
  1372. MAFSA3H4 = $04; // MAC Short Address high Byte for Frame Filter 3
  1373. MAFSA3H5 = $05; // MAC Short Address high Byte for Frame Filter 3
  1374. MAFSA3H6 = $06; // MAC Short Address high Byte for Frame Filter 3
  1375. MAFSA3H7 = $07; // MAC Short Address high Byte for Frame Filter 3
  1376. // Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)
  1377. MAFPA3L0 = $00; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1378. MAFPA3L1 = $01; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1379. MAFPA3L2 = $02; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1380. MAFPA3L3 = $03; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1381. MAFPA3L4 = $04; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1382. MAFPA3L5 = $05; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1383. MAFPA3L6 = $06; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1384. MAFPA3L7 = $07; // MAC Personal Area Network ID low Byte for Frame Filter 3
  1385. // Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)
  1386. MAFPA3H0 = $00; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1387. MAFPA3H1 = $01; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1388. MAFPA3H2 = $02; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1389. MAFPA3H3 = $03; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1390. MAFPA3H4 = $04; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1391. MAFPA3H5 = $05; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1392. MAFPA3H6 = $06; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1393. MAFPA3H7 = $07; // MAC Personal Area Network ID high Byte for Frame Filter 3
  1394. // Timer/Counter5 Control Register A
  1395. WGM50 = $00; // Waveform Generation Mode
  1396. WGM51 = $01; // Waveform Generation Mode
  1397. COM5C0 = $02; // Compare Output Mode for Channel C
  1398. COM5C1 = $03; // Compare Output Mode for Channel C
  1399. COM5B0 = $04; // Compare Output Mode for Channel B
  1400. COM5B1 = $05; // Compare Output Mode for Channel B
  1401. COM5A0 = $06; // Compare Output Mode for Channel A
  1402. COM5A1 = $07; // Compare Output Mode for Channel A
  1403. // Timer/Counter5 Control Register B
  1404. CS50 = $00; // Clock Select
  1405. CS51 = $01; // Clock Select
  1406. CS52 = $02; // Clock Select
  1407. ICES5 = $06;
  1408. ICNC5 = $07;
  1409. // Timer/Counter5 Control Register C
  1410. FOC5C = $05;
  1411. FOC5B = $06;
  1412. FOC5A = $07;
  1413. // Low Leakage Voltage Regulator Control Register
  1414. LLENCAL = $00;
  1415. LLSHORT = $01;
  1416. LLTCO = $02;
  1417. LLCAL = $03;
  1418. LLCOMP = $04;
  1419. LLDONE = $05;
  1420. // Low Leakage Voltage Regulator Data Register (Low-Byte)
  1421. LLDRL0 = $00; // Low-Byte Data Register Bits
  1422. LLDRL1 = $01; // Low-Byte Data Register Bits
  1423. LLDRL2 = $02; // Low-Byte Data Register Bits
  1424. LLDRL3 = $03; // Low-Byte Data Register Bits
  1425. // Low Leakage Voltage Regulator Data Register (High-Byte)
  1426. LLDRH0 = $00; // High-Byte Data Register Bits
  1427. LLDRH1 = $01; // High-Byte Data Register Bits
  1428. LLDRH2 = $02; // High-Byte Data Register Bits
  1429. LLDRH3 = $03; // High-Byte Data Register Bits
  1430. LLDRH4 = $04; // High-Byte Data Register Bits
  1431. // Data Retention Configuration Register #0
  1432. ENDRT = $04;
  1433. DRTSWOK = $05;
  1434. // Port Driver Strength Register 0
  1435. PBDRV0 = $00; // Driver Strength Port B
  1436. PBDRV1 = $01; // Driver Strength Port B
  1437. PDDRV0 = $02; // Driver Strength Port D
  1438. PDDRV1 = $03; // Driver Strength Port D
  1439. PEDRV0 = $04; // Driver Strength Port E
  1440. PEDRV1 = $05; // Driver Strength Port E
  1441. PFDRV0 = $06; // Driver Strength Port F
  1442. PFDRV1 = $07; // Driver Strength Port F
  1443. // Port Driver Strength Register 1
  1444. PGDRV0 = $00; // Driver Strength Port G
  1445. PGDRV1 = $01; // Driver Strength Port G
  1446. // Power Amplifier Ramp up/down Control Register
  1447. PARUFI = $00;
  1448. PARDFI = $01;
  1449. PALTU0 = $02; // ext. PA Ramp Up Lead Time
  1450. PALTU1 = $03; // ext. PA Ramp Up Lead Time
  1451. PALTU2 = $04; // ext. PA Ramp Up Lead Time
  1452. PALTD0 = $05; // ext. PA Ramp Down Lead Time
  1453. PALTD1 = $06; // ext. PA Ramp Down Lead Time
  1454. PALTD2 = $07; // ext. PA Ramp Down Lead Time
  1455. // Transceiver Pin Register
  1456. TRXRST = $00;
  1457. SLPTR = $01;
  1458. // AES Control Register
  1459. AES_IM = $02;
  1460. AES_DIR = $03;
  1461. AES_MODE = $05;
  1462. AES_REQUEST = $07;
  1463. // AES Status Register
  1464. AES_DONE = $00;
  1465. AES_ER = $07;
  1466. // AES Plain and Cipher Text Buffer Register
  1467. AES_STATE0 = $00; // AES Plain and Cipher Text Buffer
  1468. AES_STATE1 = $01; // AES Plain and Cipher Text Buffer
  1469. AES_STATE2 = $02; // AES Plain and Cipher Text Buffer
  1470. AES_STATE3 = $03; // AES Plain and Cipher Text Buffer
  1471. AES_STATE4 = $04; // AES Plain and Cipher Text Buffer
  1472. AES_STATE5 = $05; // AES Plain and Cipher Text Buffer
  1473. AES_STATE6 = $06; // AES Plain and Cipher Text Buffer
  1474. AES_STATE7 = $07; // AES Plain and Cipher Text Buffer
  1475. // AES Encryption and Decryption Key Buffer Register
  1476. AES_KEY0 = $00; // AES Encryption/Decryption Key Buffer
  1477. AES_KEY1 = $01; // AES Encryption/Decryption Key Buffer
  1478. AES_KEY2 = $02; // AES Encryption/Decryption Key Buffer
  1479. AES_KEY3 = $03; // AES Encryption/Decryption Key Buffer
  1480. AES_KEY4 = $04; // AES Encryption/Decryption Key Buffer
  1481. AES_KEY5 = $05; // AES Encryption/Decryption Key Buffer
  1482. AES_KEY6 = $06; // AES Encryption/Decryption Key Buffer
  1483. AES_KEY7 = $07; // AES Encryption/Decryption Key Buffer
  1484. // Transceiver Status Register
  1485. TRX_STATUS0 = $00; // Transceiver Main Status
  1486. TRX_STATUS1 = $01; // Transceiver Main Status
  1487. TRX_STATUS2 = $02; // Transceiver Main Status
  1488. TRX_STATUS3 = $03; // Transceiver Main Status
  1489. TRX_STATUS4 = $04; // Transceiver Main Status
  1490. TST_STATUS = $05;
  1491. CCA_STATUS = $06;
  1492. CCA_DONE = $07;
  1493. // Transceiver State Control Register
  1494. TRX_CMD0 = $00; // State Control Command
  1495. TRX_CMD1 = $01; // State Control Command
  1496. TRX_CMD2 = $02; // State Control Command
  1497. TRX_CMD3 = $03; // State Control Command
  1498. TRX_CMD4 = $04; // State Control Command
  1499. TRAC_STATUS0 = $05; // Transaction Status
  1500. TRAC_STATUS1 = $06; // Transaction Status
  1501. TRAC_STATUS2 = $07; // Transaction Status
  1502. // Reserved
  1503. PMU_IF_INV = $04;
  1504. PMU_START = $05;
  1505. PMU_EN = $06;
  1506. Res7 = $07;
  1507. // Transceiver Control Register 1
  1508. PLL_TX_FLT = $04;
  1509. TX_AUTO_CRC_ON = $05;
  1510. IRQ_2_EXT_EN = $06;
  1511. PA_EXT_EN = $07;
  1512. // Transceiver Transmit Power Control Register
  1513. TX_PWR0 = $00; // Transmit Power Setting
  1514. TX_PWR1 = $01; // Transmit Power Setting
  1515. TX_PWR2 = $02; // Transmit Power Setting
  1516. TX_PWR3 = $03; // Transmit Power Setting
  1517. // Receiver Signal Strength Indicator Register
  1518. RSSI0 = $00; // Receiver Signal Strength Indicator
  1519. RSSI1 = $01; // Receiver Signal Strength Indicator
  1520. RSSI2 = $02; // Receiver Signal Strength Indicator
  1521. RSSI3 = $03; // Receiver Signal Strength Indicator
  1522. RSSI4 = $04; // Receiver Signal Strength Indicator
  1523. RND_VALUE0 = $05; // Random Value
  1524. RND_VALUE1 = $06; // Random Value
  1525. RX_CRC_VALID = $07;
  1526. // Transceiver Energy Detection Level Register
  1527. ED_LEVEL0 = $00; // Energy Detection Level
  1528. ED_LEVEL1 = $01; // Energy Detection Level
  1529. ED_LEVEL2 = $02; // Energy Detection Level
  1530. ED_LEVEL3 = $03; // Energy Detection Level
  1531. ED_LEVEL4 = $04; // Energy Detection Level
  1532. ED_LEVEL5 = $05; // Energy Detection Level
  1533. ED_LEVEL6 = $06; // Energy Detection Level
  1534. ED_LEVEL7 = $07; // Energy Detection Level
  1535. // Transceiver Clear Channel Assessment (CCA) Control Register
  1536. CHANNEL0 = $00; // RX/TX Channel Selection
  1537. CHANNEL1 = $01; // RX/TX Channel Selection
  1538. CHANNEL2 = $02; // RX/TX Channel Selection
  1539. CHANNEL3 = $03; // RX/TX Channel Selection
  1540. CHANNEL4 = $04; // RX/TX Channel Selection
  1541. CCA_MODE0 = $05; // Select CCA Measurement Mode
  1542. CCA_MODE1 = $06; // Select CCA Measurement Mode
  1543. CCA_REQUEST = $07;
  1544. // Transceiver CCA Threshold Setting Register
  1545. CCA_ED_THRES0 = $00; // ED Threshold Level for CCA Measurement
  1546. CCA_ED_THRES1 = $01; // ED Threshold Level for CCA Measurement
  1547. CCA_ED_THRES2 = $02; // ED Threshold Level for CCA Measurement
  1548. CCA_ED_THRES3 = $03; // ED Threshold Level for CCA Measurement
  1549. CCA_CS_THRES0 = $04; // CS Threshold Level for CCA Measurement
  1550. CCA_CS_THRES1 = $05; // CS Threshold Level for CCA Measurement
  1551. CCA_CS_THRES2 = $06; // CS Threshold Level for CCA Measurement
  1552. CCA_CS_THRES3 = $07; // CS Threshold Level for CCA Measurement
  1553. // Transceiver Receive Control Register
  1554. PDT_THRES0 = $00; // Receiver Sensitivity Control
  1555. PDT_THRES1 = $01; // Receiver Sensitivity Control
  1556. PDT_THRES2 = $02; // Receiver Sensitivity Control
  1557. PDT_THRES3 = $03; // Receiver Sensitivity Control
  1558. // Start of Frame Delimiter Value Register
  1559. SFD_VALUE0 = $00; // Start of Frame Delimiter Value
  1560. SFD_VALUE1 = $01; // Start of Frame Delimiter Value
  1561. SFD_VALUE2 = $02; // Start of Frame Delimiter Value
  1562. SFD_VALUE3 = $03; // Start of Frame Delimiter Value
  1563. SFD_VALUE4 = $04; // Start of Frame Delimiter Value
  1564. SFD_VALUE5 = $05; // Start of Frame Delimiter Value
  1565. SFD_VALUE6 = $06; // Start of Frame Delimiter Value
  1566. SFD_VALUE7 = $07; // Start of Frame Delimiter Value
  1567. // Transceiver Control Register 2
  1568. OQPSK_DATA_RATE0 = $00; // Data Rate Selection
  1569. OQPSK_DATA_RATE1 = $01; // Data Rate Selection
  1570. RX_SAFE_MODE = $07;
  1571. // Antenna Diversity Control Register
  1572. ANT_CTRL0 = $00; // Static Antenna Diversity Switch Control
  1573. ANT_CTRL1 = $01; // Static Antenna Diversity Switch Control
  1574. ANT_EXT_SW_EN = $02;
  1575. ANT_DIV_EN = $03;
  1576. ANT_SEL = $07;
  1577. // Transceiver Interrupt Enable Register
  1578. PLL_LOCK_EN = $00;
  1579. PLL_UNLOCK_EN = $01;
  1580. RX_START_EN = $02;
  1581. RX_END_EN = $03;
  1582. CCA_ED_DONE_EN = $04;
  1583. AMI_EN = $05;
  1584. TX_END_EN = $06;
  1585. AWAKE_EN = $07;
  1586. // Transceiver Interrupt Status Register
  1587. PLL_LOCK = $00;
  1588. PLL_UNLOCK = $01;
  1589. RX_START = $02;
  1590. RX_END = $03;
  1591. CCA_ED_DONE = $04;
  1592. AMI = $05;
  1593. TX_END = $06;
  1594. AWAKE = $07;
  1595. // Voltage Regulator Control and Status Register
  1596. DVDD_OK = $02;
  1597. DVREG_EXT = $03;
  1598. AVDD_OK = $06;
  1599. AVREG_EXT = $07;
  1600. // Battery Monitor Control and Status Register
  1601. BATMON_VTH0 = $00; // Battery Monitor Threshold Voltage
  1602. BATMON_VTH1 = $01; // Battery Monitor Threshold Voltage
  1603. BATMON_VTH2 = $02; // Battery Monitor Threshold Voltage
  1604. BATMON_VTH3 = $03; // Battery Monitor Threshold Voltage
  1605. BATMON_HR = $04;
  1606. BATMON_OK = $05;
  1607. BAT_LOW_EN = $06;
  1608. BAT_LOW = $07;
  1609. // Crystal Oscillator Control Register
  1610. XTAL_TRIM0 = $00; // Crystal Oscillator Load Capacitance Trimming
  1611. XTAL_TRIM1 = $01; // Crystal Oscillator Load Capacitance Trimming
  1612. XTAL_TRIM2 = $02; // Crystal Oscillator Load Capacitance Trimming
  1613. XTAL_TRIM3 = $03; // Crystal Oscillator Load Capacitance Trimming
  1614. XTAL_MODE0 = $04; // Crystal Oscillator Operating Mode
  1615. XTAL_MODE1 = $05; // Crystal Oscillator Operating Mode
  1616. XTAL_MODE2 = $06; // Crystal Oscillator Operating Mode
  1617. XTAL_MODE3 = $07; // Crystal Oscillator Operating Mode
  1618. // Channel Control Register 0
  1619. CC_NUMBER0 = $00; // Channel Number
  1620. CC_NUMBER1 = $01; // Channel Number
  1621. CC_NUMBER2 = $02; // Channel Number
  1622. CC_NUMBER3 = $03; // Channel Number
  1623. CC_NUMBER4 = $04; // Channel Number
  1624. CC_NUMBER5 = $05; // Channel Number
  1625. CC_NUMBER6 = $06; // Channel Number
  1626. CC_NUMBER7 = $07; // Channel Number
  1627. // Channel Control Register 1
  1628. CC_BAND0 = $00; // Channel Band
  1629. CC_BAND1 = $01; // Channel Band
  1630. CC_BAND2 = $02; // Channel Band
  1631. CC_BAND3 = $03; // Channel Band
  1632. // Transceiver Receiver Sensitivity Control Register
  1633. RX_PDT_LEVEL0 = $00; // Reduce Receiver Sensitivity
  1634. RX_PDT_LEVEL1 = $01; // Reduce Receiver Sensitivity
  1635. RX_PDT_LEVEL2 = $02; // Reduce Receiver Sensitivity
  1636. RX_PDT_LEVEL3 = $03; // Reduce Receiver Sensitivity
  1637. RX_OVERRIDE = $06;
  1638. RX_PDT_DIS = $07;
  1639. // Transceiver Reduced Power Consumption Control
  1640. XAH_RPC_EN = $00;
  1641. IPAN_RPC_EN = $01;
  1642. Res0 = $02;
  1643. PLL_RPC_EN = $03;
  1644. PDT_RPC_EN = $04;
  1645. RX_RPC_EN = $05;
  1646. RX_RPC_CTRL0 = $06; // Smart Receiving Mode Timing
  1647. RX_RPC_CTRL1 = $07; // Smart Receiving Mode Timing
  1648. // Transceiver Acknowledgment Frame Control Register 1
  1649. AACK_PROM_MODE = $01;
  1650. AACK_ACK_TIME = $02;
  1651. AACK_UPLD_RES_FT = $04;
  1652. AACK_FLTR_RES_FT = $05;
  1653. // Transceiver Filter Tuning Control Register
  1654. FTN_START = $07;
  1655. // Transceiver Center Frequency Calibration Control Register
  1656. PLL_CF_START = $07;
  1657. // Transceiver Delay Cell Calibration Control Register
  1658. PLL_DCU_START = $07;
  1659. // Device Identification Register (Part Number)
  1660. PART_NUM0 = $00; // Part Number
  1661. PART_NUM1 = $01; // Part Number
  1662. PART_NUM2 = $02; // Part Number
  1663. PART_NUM3 = $03; // Part Number
  1664. PART_NUM4 = $04; // Part Number
  1665. PART_NUM5 = $05; // Part Number
  1666. PART_NUM6 = $06; // Part Number
  1667. PART_NUM7 = $07; // Part Number
  1668. // Device Identification Register (Version Number)
  1669. VERSION_NUM0 = $00; // Version Number
  1670. VERSION_NUM1 = $01; // Version Number
  1671. VERSION_NUM2 = $02; // Version Number
  1672. VERSION_NUM3 = $03; // Version Number
  1673. VERSION_NUM4 = $04; // Version Number
  1674. VERSION_NUM5 = $05; // Version Number
  1675. VERSION_NUM6 = $06; // Version Number
  1676. VERSION_NUM7 = $07; // Version Number
  1677. // Device Identification Register (Manufacture ID Low Byte)
  1678. MAN_ID_00 = $00;
  1679. MAN_ID_01 = $01;
  1680. MAN_ID_02 = $02;
  1681. MAN_ID_03 = $03;
  1682. MAN_ID_04 = $04;
  1683. MAN_ID_05 = $05;
  1684. MAN_ID_06 = $06;
  1685. MAN_ID_07 = $07;
  1686. // Device Identification Register (Manufacture ID High Byte)
  1687. MAN_ID_10 = $00; // Manufacturer ID (High Byte)
  1688. MAN_ID_11 = $01; // Manufacturer ID (High Byte)
  1689. MAN_ID_12 = $02; // Manufacturer ID (High Byte)
  1690. MAN_ID_13 = $03; // Manufacturer ID (High Byte)
  1691. MAN_ID_14 = $04; // Manufacturer ID (High Byte)
  1692. MAN_ID_15 = $05; // Manufacturer ID (High Byte)
  1693. MAN_ID_16 = $06; // Manufacturer ID (High Byte)
  1694. MAN_ID_17 = $07; // Manufacturer ID (High Byte)
  1695. // Transceiver MAC Short Address Register (Low Byte)
  1696. SHORT_ADDR_00 = $00;
  1697. SHORT_ADDR_01 = $01;
  1698. SHORT_ADDR_02 = $02;
  1699. SHORT_ADDR_03 = $03;
  1700. SHORT_ADDR_04 = $04;
  1701. SHORT_ADDR_05 = $05;
  1702. SHORT_ADDR_06 = $06;
  1703. SHORT_ADDR_07 = $07;
  1704. // Transceiver MAC Short Address Register (High Byte)
  1705. SHORT_ADDR_10 = $00; // MAC Short Address
  1706. SHORT_ADDR_11 = $01; // MAC Short Address
  1707. SHORT_ADDR_12 = $02; // MAC Short Address
  1708. SHORT_ADDR_13 = $03; // MAC Short Address
  1709. SHORT_ADDR_14 = $04; // MAC Short Address
  1710. SHORT_ADDR_15 = $05; // MAC Short Address
  1711. SHORT_ADDR_16 = $06; // MAC Short Address
  1712. SHORT_ADDR_17 = $07; // MAC Short Address
  1713. // Transceiver Personal Area Network ID Register (Low Byte)
  1714. PAN_ID_00 = $00;
  1715. PAN_ID_01 = $01;
  1716. PAN_ID_02 = $02;
  1717. PAN_ID_03 = $03;
  1718. PAN_ID_04 = $04;
  1719. PAN_ID_05 = $05;
  1720. PAN_ID_06 = $06;
  1721. PAN_ID_07 = $07;
  1722. // Transceiver Personal Area Network ID Register (High Byte)
  1723. PAN_ID_10 = $00; // MAC Personal Area Network ID
  1724. PAN_ID_11 = $01; // MAC Personal Area Network ID
  1725. PAN_ID_12 = $02; // MAC Personal Area Network ID
  1726. PAN_ID_13 = $03; // MAC Personal Area Network ID
  1727. PAN_ID_14 = $04; // MAC Personal Area Network ID
  1728. PAN_ID_15 = $05; // MAC Personal Area Network ID
  1729. PAN_ID_16 = $06; // MAC Personal Area Network ID
  1730. PAN_ID_17 = $07; // MAC Personal Area Network ID
  1731. // Transceiver MAC IEEE Address Register 0
  1732. IEEE_ADDR_00 = $00;
  1733. IEEE_ADDR_01 = $01;
  1734. IEEE_ADDR_02 = $02;
  1735. IEEE_ADDR_03 = $03;
  1736. IEEE_ADDR_04 = $04;
  1737. IEEE_ADDR_05 = $05;
  1738. IEEE_ADDR_06 = $06;
  1739. IEEE_ADDR_07 = $07;
  1740. // Transceiver MAC IEEE Address Register 1
  1741. IEEE_ADDR_10 = $00; // MAC IEEE Address
  1742. IEEE_ADDR_11 = $01; // MAC IEEE Address
  1743. IEEE_ADDR_12 = $02; // MAC IEEE Address
  1744. IEEE_ADDR_13 = $03; // MAC IEEE Address
  1745. IEEE_ADDR_14 = $04; // MAC IEEE Address
  1746. IEEE_ADDR_15 = $05; // MAC IEEE Address
  1747. IEEE_ADDR_16 = $06; // MAC IEEE Address
  1748. IEEE_ADDR_17 = $07; // MAC IEEE Address
  1749. // Transceiver Extended Operating Mode Control Register
  1750. SLOTTED_OPERATION = $00;
  1751. MAX_CSMA_RETRIES0 = $01; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1752. MAX_CSMA_RETRIES1 = $02; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1753. MAX_CSMA_RETRIES2 = $03; // Maximum Number of CSMA-CA Procedure Repetition Attempts
  1754. MAX_FRAME_RETRIES0 = $04; // Maximum Number of Frame Re-transmission Attempts
  1755. MAX_FRAME_RETRIES1 = $05; // Maximum Number of Frame Re-transmission Attempts
  1756. MAX_FRAME_RETRIES2 = $06; // Maximum Number of Frame Re-transmission Attempts
  1757. MAX_FRAME_RETRIES3 = $07; // Maximum Number of Frame Re-transmission Attempts
  1758. // Transceiver CSMA-CA Random Number Generator Seed Register
  1759. CSMA_SEED_00 = $00;
  1760. CSMA_SEED_01 = $01;
  1761. CSMA_SEED_02 = $02;
  1762. CSMA_SEED_03 = $03;
  1763. CSMA_SEED_04 = $04;
  1764. CSMA_SEED_05 = $05;
  1765. CSMA_SEED_06 = $06;
  1766. CSMA_SEED_07 = $07;
  1767. // Transceiver Acknowledgment Frame Control Register 2
  1768. CSMA_SEED_10 = $00; // Seed Value for CSMA Random Number Generator
  1769. CSMA_SEED_11 = $01; // Seed Value for CSMA Random Number Generator
  1770. CSMA_SEED_12 = $02; // Seed Value for CSMA Random Number Generator
  1771. AACK_I_AM_COORD = $03;
  1772. AACK_DIS_ACK = $04;
  1773. AACK_SET_PD = $05;
  1774. AACK_FVN_MODE0 = $06; // Acknowledgment Frame Filter Mode
  1775. AACK_FVN_MODE1 = $07; // Acknowledgment Frame Filter Mode
  1776. // Transceiver CSMA-CA Back-off Exponent Control Register
  1777. MIN_BE0 = $00; // Minimum Back-off Exponent
  1778. MIN_BE1 = $01; // Minimum Back-off Exponent
  1779. MIN_BE2 = $02; // Minimum Back-off Exponent
  1780. MIN_BE3 = $03; // Minimum Back-off Exponent
  1781. MAX_BE0 = $04; // Maximum Back-off Exponent
  1782. MAX_BE1 = $05; // Maximum Back-off Exponent
  1783. MAX_BE2 = $06; // Maximum Back-off Exponent
  1784. MAX_BE3 = $07; // Maximum Back-off Exponent
  1785. // Transceiver Digital Test Control Register
  1786. TST_CTRL_DIG0 = $00; // Digital Test Controller Register
  1787. TST_CTRL_DIG1 = $01; // Digital Test Controller Register
  1788. TST_CTRL_DIG2 = $02; // Digital Test Controller Register
  1789. TST_CTRL_DIG3 = $03; // Digital Test Controller Register
  1790. // Transceiver Received Frame Length Register
  1791. RX_LENGTH0 = $00; // Received Frame Length
  1792. RX_LENGTH1 = $01; // Received Frame Length
  1793. RX_LENGTH2 = $02; // Received Frame Length
  1794. RX_LENGTH3 = $03; // Received Frame Length
  1795. RX_LENGTH4 = $04; // Received Frame Length
  1796. RX_LENGTH5 = $05; // Received Frame Length
  1797. RX_LENGTH6 = $06; // Received Frame Length
  1798. RX_LENGTH7 = $07; // Received Frame Length
  1799. implementation
  1800. {$i avrcommon.inc}
  1801. procedure INT0_ISR; external name 'INT0_ISR'; // Interrupt 1 External Interrupt Request 0
  1802. procedure INT1_ISR; external name 'INT1_ISR'; // Interrupt 2 External Interrupt Request 1
  1803. procedure INT2_ISR; external name 'INT2_ISR'; // Interrupt 3 External Interrupt Request 2
  1804. procedure INT3_ISR; external name 'INT3_ISR'; // Interrupt 4 External Interrupt Request 3
  1805. procedure INT4_ISR; external name 'INT4_ISR'; // Interrupt 5 External Interrupt Request 4
  1806. procedure INT5_ISR; external name 'INT5_ISR'; // Interrupt 6 External Interrupt Request 5
  1807. procedure INT6_ISR; external name 'INT6_ISR'; // Interrupt 7 External Interrupt Request 6
  1808. procedure INT7_ISR; external name 'INT7_ISR'; // Interrupt 8 External Interrupt Request 7
  1809. procedure PCINT0_ISR; external name 'PCINT0_ISR'; // Interrupt 9 Pin Change Interrupt Request 0
  1810. procedure PCINT1_ISR; external name 'PCINT1_ISR'; // Interrupt 10 Pin Change Interrupt Request 1
  1811. procedure PCINT2_ISR; external name 'PCINT2_ISR'; // Interrupt 11 Pin Change Interrupt Request 2
  1812. procedure WDT_ISR; external name 'WDT_ISR'; // Interrupt 12 Watchdog Time-out Interrupt
  1813. procedure TIMER2_COMPA_ISR; external name 'TIMER2_COMPA_ISR'; // Interrupt 13 Timer/Counter2 Compare Match A
  1814. procedure TIMER2_COMPB_ISR; external name 'TIMER2_COMPB_ISR'; // Interrupt 14 Timer/Counter2 Compare Match B
  1815. procedure TIMER2_OVF_ISR; external name 'TIMER2_OVF_ISR'; // Interrupt 15 Timer/Counter2 Overflow
  1816. procedure TIMER1_CAPT_ISR; external name 'TIMER1_CAPT_ISR'; // Interrupt 16 Timer/Counter1 Capture Event
  1817. procedure TIMER1_COMPA_ISR; external name 'TIMER1_COMPA_ISR'; // Interrupt 17 Timer/Counter1 Compare Match A
  1818. procedure TIMER1_COMPB_ISR; external name 'TIMER1_COMPB_ISR'; // Interrupt 18 Timer/Counter1 Compare Match B
  1819. procedure TIMER1_COMPC_ISR; external name 'TIMER1_COMPC_ISR'; // Interrupt 19 Timer/Counter1 Compare Match C
  1820. procedure TIMER1_OVF_ISR; external name 'TIMER1_OVF_ISR'; // Interrupt 20 Timer/Counter1 Overflow
  1821. procedure TIMER0_COMPA_ISR; external name 'TIMER0_COMPA_ISR'; // Interrupt 21 Timer/Counter0 Compare Match A
  1822. procedure TIMER0_COMPB_ISR; external name 'TIMER0_COMPB_ISR'; // Interrupt 22 Timer/Counter0 Compare Match B
  1823. procedure TIMER0_OVF_ISR; external name 'TIMER0_OVF_ISR'; // Interrupt 23 Timer/Counter0 Overflow
  1824. procedure SPI_STC_ISR; external name 'SPI_STC_ISR'; // Interrupt 24 SPI Serial Transfer Complete
  1825. procedure USART0_RX_ISR; external name 'USART0_RX_ISR'; // Interrupt 25 USART0, Rx Complete
  1826. procedure USART0_UDRE_ISR; external name 'USART0_UDRE_ISR'; // Interrupt 26 USART0 Data register Empty
  1827. procedure USART0_TX_ISR; external name 'USART0_TX_ISR'; // Interrupt 27 USART0, Tx Complete
  1828. procedure ANALOG_COMP_ISR; external name 'ANALOG_COMP_ISR'; // Interrupt 28 Analog Comparator
  1829. procedure ADC_ISR; external name 'ADC_ISR'; // Interrupt 29 ADC Conversion Complete
  1830. procedure EE_READY_ISR; external name 'EE_READY_ISR'; // Interrupt 30 EEPROM Ready
  1831. procedure TIMER3_CAPT_ISR; external name 'TIMER3_CAPT_ISR'; // Interrupt 31 Timer/Counter3 Capture Event
  1832. procedure TIMER3_COMPA_ISR; external name 'TIMER3_COMPA_ISR'; // Interrupt 32 Timer/Counter3 Compare Match A
  1833. procedure TIMER3_COMPB_ISR; external name 'TIMER3_COMPB_ISR'; // Interrupt 33 Timer/Counter3 Compare Match B
  1834. procedure TIMER3_COMPC_ISR; external name 'TIMER3_COMPC_ISR'; // Interrupt 34 Timer/Counter3 Compare Match C
  1835. procedure TIMER3_OVF_ISR; external name 'TIMER3_OVF_ISR'; // Interrupt 35 Timer/Counter3 Overflow
  1836. procedure USART1_RX_ISR; external name 'USART1_RX_ISR'; // Interrupt 36 USART1, Rx Complete
  1837. procedure USART1_UDRE_ISR; external name 'USART1_UDRE_ISR'; // Interrupt 37 USART1 Data register Empty
  1838. procedure USART1_TX_ISR; external name 'USART1_TX_ISR'; // Interrupt 38 USART1, Tx Complete
  1839. procedure TWI_ISR; external name 'TWI_ISR'; // Interrupt 39 2-wire Serial Interface
  1840. procedure SPM_READY_ISR; external name 'SPM_READY_ISR'; // Interrupt 40 Store Program Memory Read
  1841. procedure TIMER4_CAPT_ISR; external name 'TIMER4_CAPT_ISR'; // Interrupt 41 Timer/Counter4 Capture Event
  1842. procedure TIMER4_COMPA_ISR; external name 'TIMER4_COMPA_ISR'; // Interrupt 42 Timer/Counter4 Compare Match A
  1843. procedure TIMER4_COMPB_ISR; external name 'TIMER4_COMPB_ISR'; // Interrupt 43 Timer/Counter4 Compare Match B
  1844. procedure TIMER4_COMPC_ISR; external name 'TIMER4_COMPC_ISR'; // Interrupt 44 Timer/Counter4 Compare Match C
  1845. procedure TIMER4_OVF_ISR; external name 'TIMER4_OVF_ISR'; // Interrupt 45 Timer/Counter4 Overflow
  1846. procedure TIMER5_CAPT_ISR; external name 'TIMER5_CAPT_ISR'; // Interrupt 46 Timer/Counter5 Capture Event
  1847. procedure TIMER5_COMPA_ISR; external name 'TIMER5_COMPA_ISR'; // Interrupt 47 Timer/Counter5 Compare Match A
  1848. procedure TIMER5_COMPB_ISR; external name 'TIMER5_COMPB_ISR'; // Interrupt 48 Timer/Counter5 Compare Match B
  1849. procedure TIMER5_COMPC_ISR; external name 'TIMER5_COMPC_ISR'; // Interrupt 49 Timer/Counter5 Compare Match C
  1850. procedure TIMER5_OVF_ISR; external name 'TIMER5_OVF_ISR'; // Interrupt 50 Timer/Counter5 Overflow
  1851. procedure TRX24_PLL_LOCK_ISR; external name 'TRX24_PLL_LOCK_ISR'; // Interrupt 57 TRX24 - PLL lock interrupt
  1852. procedure TRX24_PLL_UNLOCK_ISR; external name 'TRX24_PLL_UNLOCK_ISR'; // Interrupt 58 TRX24 - PLL unlock interrupt
  1853. procedure TRX24_RX_START_ISR; external name 'TRX24_RX_START_ISR'; // Interrupt 59 TRX24 - Receive start interrupt
  1854. procedure TRX24_RX_END_ISR; external name 'TRX24_RX_END_ISR'; // Interrupt 60 TRX24 - RX_END interrupt
  1855. procedure TRX24_CCA_ED_DONE_ISR; external name 'TRX24_CCA_ED_DONE_ISR'; // Interrupt 61 TRX24 - CCA/ED done interrupt
  1856. procedure TRX24_XAH_AMI_ISR; external name 'TRX24_XAH_AMI_ISR'; // Interrupt 62 TRX24 - XAH - AMI
  1857. procedure TRX24_TX_END_ISR; external name 'TRX24_TX_END_ISR'; // Interrupt 63 TRX24 - TX_END interrupt
  1858. procedure TRX24_AWAKE_ISR; external name 'TRX24_AWAKE_ISR'; // Interrupt 64 TRX24 AWAKE - tranceiver is reaching state TRX_OFF
  1859. procedure SCNT_CMP1_ISR; external name 'SCNT_CMP1_ISR'; // Interrupt 65 Symbol counter - compare match 1 interrupt
  1860. procedure SCNT_CMP2_ISR; external name 'SCNT_CMP2_ISR'; // Interrupt 66 Symbol counter - compare match 2 interrupt
  1861. procedure SCNT_CMP3_ISR; external name 'SCNT_CMP3_ISR'; // Interrupt 67 Symbol counter - compare match 3 interrupt
  1862. procedure SCNT_OVFL_ISR; external name 'SCNT_OVFL_ISR'; // Interrupt 68 Symbol counter - overflow interrupt
  1863. procedure SCNT_BACKOFF_ISR; external name 'SCNT_BACKOFF_ISR'; // Interrupt 69 Symbol counter - backoff interrupt
  1864. procedure AES_READY_ISR; external name 'AES_READY_ISR'; // Interrupt 70 AES engine ready interrupt
  1865. procedure BAT_LOW_ISR; external name 'BAT_LOW_ISR'; // Interrupt 71 Battery monitor indicates supply voltage below threshold
  1866. procedure TRX24_TX_START_ISR; external name 'TRX24_TX_START_ISR'; // Interrupt 72 TRX24 TX start interrupt
  1867. procedure TRX24_AMI0_ISR; external name 'TRX24_AMI0_ISR'; // Interrupt 73 Address match interrupt of address filter 0
  1868. procedure TRX24_AMI1_ISR; external name 'TRX24_AMI1_ISR'; // Interrupt 74 Address match interrupt of address filter 1
  1869. procedure TRX24_AMI2_ISR; external name 'TRX24_AMI2_ISR'; // Interrupt 75 Address match interrupt of address filter 2
  1870. procedure TRX24_AMI3_ISR; external name 'TRX24_AMI3_ISR'; // Interrupt 76 Address match interrupt of address filter 3
  1871. procedure _FPC_start; assembler; nostackframe;
  1872. label
  1873. _start;
  1874. asm
  1875. .init
  1876. .globl _start
  1877. jmp _start
  1878. jmp INT0_ISR
  1879. jmp INT1_ISR
  1880. jmp INT2_ISR
  1881. jmp INT3_ISR
  1882. jmp INT4_ISR
  1883. jmp INT5_ISR
  1884. jmp INT6_ISR
  1885. jmp INT7_ISR
  1886. jmp PCINT0_ISR
  1887. jmp PCINT1_ISR
  1888. jmp PCINT2_ISR
  1889. jmp WDT_ISR
  1890. jmp TIMER2_COMPA_ISR
  1891. jmp TIMER2_COMPB_ISR
  1892. jmp TIMER2_OVF_ISR
  1893. jmp TIMER1_CAPT_ISR
  1894. jmp TIMER1_COMPA_ISR
  1895. jmp TIMER1_COMPB_ISR
  1896. jmp TIMER1_COMPC_ISR
  1897. jmp TIMER1_OVF_ISR
  1898. jmp TIMER0_COMPA_ISR
  1899. jmp TIMER0_COMPB_ISR
  1900. jmp TIMER0_OVF_ISR
  1901. jmp SPI_STC_ISR
  1902. jmp USART0_RX_ISR
  1903. jmp USART0_UDRE_ISR
  1904. jmp USART0_TX_ISR
  1905. jmp ANALOG_COMP_ISR
  1906. jmp ADC_ISR
  1907. jmp EE_READY_ISR
  1908. jmp TIMER3_CAPT_ISR
  1909. jmp TIMER3_COMPA_ISR
  1910. jmp TIMER3_COMPB_ISR
  1911. jmp TIMER3_COMPC_ISR
  1912. jmp TIMER3_OVF_ISR
  1913. jmp USART1_RX_ISR
  1914. jmp USART1_UDRE_ISR
  1915. jmp USART1_TX_ISR
  1916. jmp TWI_ISR
  1917. jmp SPM_READY_ISR
  1918. jmp TIMER4_CAPT_ISR
  1919. jmp TIMER4_COMPA_ISR
  1920. jmp TIMER4_COMPB_ISR
  1921. jmp TIMER4_COMPC_ISR
  1922. jmp TIMER4_OVF_ISR
  1923. jmp TIMER5_CAPT_ISR
  1924. jmp TIMER5_COMPA_ISR
  1925. jmp TIMER5_COMPB_ISR
  1926. jmp TIMER5_COMPC_ISR
  1927. jmp TIMER5_OVF_ISR
  1928. jmp TRX24_PLL_LOCK_ISR
  1929. jmp TRX24_PLL_UNLOCK_ISR
  1930. jmp TRX24_RX_START_ISR
  1931. jmp TRX24_RX_END_ISR
  1932. jmp TRX24_CCA_ED_DONE_ISR
  1933. jmp TRX24_XAH_AMI_ISR
  1934. jmp TRX24_TX_END_ISR
  1935. jmp TRX24_AWAKE_ISR
  1936. jmp SCNT_CMP1_ISR
  1937. jmp SCNT_CMP2_ISR
  1938. jmp SCNT_CMP3_ISR
  1939. jmp SCNT_OVFL_ISR
  1940. jmp SCNT_BACKOFF_ISR
  1941. jmp AES_READY_ISR
  1942. jmp BAT_LOW_ISR
  1943. jmp TRX24_TX_START_ISR
  1944. jmp TRX24_AMI0_ISR
  1945. jmp TRX24_AMI1_ISR
  1946. jmp TRX24_AMI2_ISR
  1947. jmp TRX24_AMI3_ISR
  1948. {$i start.inc}
  1949. .weak INT0_ISR
  1950. .weak INT1_ISR
  1951. .weak INT2_ISR
  1952. .weak INT3_ISR
  1953. .weak INT4_ISR
  1954. .weak INT5_ISR
  1955. .weak INT6_ISR
  1956. .weak INT7_ISR
  1957. .weak PCINT0_ISR
  1958. .weak PCINT1_ISR
  1959. .weak PCINT2_ISR
  1960. .weak WDT_ISR
  1961. .weak TIMER2_COMPA_ISR
  1962. .weak TIMER2_COMPB_ISR
  1963. .weak TIMER2_OVF_ISR
  1964. .weak TIMER1_CAPT_ISR
  1965. .weak TIMER1_COMPA_ISR
  1966. .weak TIMER1_COMPB_ISR
  1967. .weak TIMER1_COMPC_ISR
  1968. .weak TIMER1_OVF_ISR
  1969. .weak TIMER0_COMPA_ISR
  1970. .weak TIMER0_COMPB_ISR
  1971. .weak TIMER0_OVF_ISR
  1972. .weak SPI_STC_ISR
  1973. .weak USART0_RX_ISR
  1974. .weak USART0_UDRE_ISR
  1975. .weak USART0_TX_ISR
  1976. .weak ANALOG_COMP_ISR
  1977. .weak ADC_ISR
  1978. .weak EE_READY_ISR
  1979. .weak TIMER3_CAPT_ISR
  1980. .weak TIMER3_COMPA_ISR
  1981. .weak TIMER3_COMPB_ISR
  1982. .weak TIMER3_COMPC_ISR
  1983. .weak TIMER3_OVF_ISR
  1984. .weak USART1_RX_ISR
  1985. .weak USART1_UDRE_ISR
  1986. .weak USART1_TX_ISR
  1987. .weak TWI_ISR
  1988. .weak SPM_READY_ISR
  1989. .weak TIMER4_CAPT_ISR
  1990. .weak TIMER4_COMPA_ISR
  1991. .weak TIMER4_COMPB_ISR
  1992. .weak TIMER4_COMPC_ISR
  1993. .weak TIMER4_OVF_ISR
  1994. .weak TIMER5_CAPT_ISR
  1995. .weak TIMER5_COMPA_ISR
  1996. .weak TIMER5_COMPB_ISR
  1997. .weak TIMER5_COMPC_ISR
  1998. .weak TIMER5_OVF_ISR
  1999. .weak TRX24_PLL_LOCK_ISR
  2000. .weak TRX24_PLL_UNLOCK_ISR
  2001. .weak TRX24_RX_START_ISR
  2002. .weak TRX24_RX_END_ISR
  2003. .weak TRX24_CCA_ED_DONE_ISR
  2004. .weak TRX24_XAH_AMI_ISR
  2005. .weak TRX24_TX_END_ISR
  2006. .weak TRX24_AWAKE_ISR
  2007. .weak SCNT_CMP1_ISR
  2008. .weak SCNT_CMP2_ISR
  2009. .weak SCNT_CMP3_ISR
  2010. .weak SCNT_OVFL_ISR
  2011. .weak SCNT_BACKOFF_ISR
  2012. .weak AES_READY_ISR
  2013. .weak BAT_LOW_ISR
  2014. .weak TRX24_TX_START_ISR
  2015. .weak TRX24_AMI0_ISR
  2016. .weak TRX24_AMI1_ISR
  2017. .weak TRX24_AMI2_ISR
  2018. .weak TRX24_AMI3_ISR
  2019. .set INT0_ISR, Default_IRQ_handler
  2020. .set INT1_ISR, Default_IRQ_handler
  2021. .set INT2_ISR, Default_IRQ_handler
  2022. .set INT3_ISR, Default_IRQ_handler
  2023. .set INT4_ISR, Default_IRQ_handler
  2024. .set INT5_ISR, Default_IRQ_handler
  2025. .set INT6_ISR, Default_IRQ_handler
  2026. .set INT7_ISR, Default_IRQ_handler
  2027. .set PCINT0_ISR, Default_IRQ_handler
  2028. .set PCINT1_ISR, Default_IRQ_handler
  2029. .set PCINT2_ISR, Default_IRQ_handler
  2030. .set WDT_ISR, Default_IRQ_handler
  2031. .set TIMER2_COMPA_ISR, Default_IRQ_handler
  2032. .set TIMER2_COMPB_ISR, Default_IRQ_handler
  2033. .set TIMER2_OVF_ISR, Default_IRQ_handler
  2034. .set TIMER1_CAPT_ISR, Default_IRQ_handler
  2035. .set TIMER1_COMPA_ISR, Default_IRQ_handler
  2036. .set TIMER1_COMPB_ISR, Default_IRQ_handler
  2037. .set TIMER1_COMPC_ISR, Default_IRQ_handler
  2038. .set TIMER1_OVF_ISR, Default_IRQ_handler
  2039. .set TIMER0_COMPA_ISR, Default_IRQ_handler
  2040. .set TIMER0_COMPB_ISR, Default_IRQ_handler
  2041. .set TIMER0_OVF_ISR, Default_IRQ_handler
  2042. .set SPI_STC_ISR, Default_IRQ_handler
  2043. .set USART0_RX_ISR, Default_IRQ_handler
  2044. .set USART0_UDRE_ISR, Default_IRQ_handler
  2045. .set USART0_TX_ISR, Default_IRQ_handler
  2046. .set ANALOG_COMP_ISR, Default_IRQ_handler
  2047. .set ADC_ISR, Default_IRQ_handler
  2048. .set EE_READY_ISR, Default_IRQ_handler
  2049. .set TIMER3_CAPT_ISR, Default_IRQ_handler
  2050. .set TIMER3_COMPA_ISR, Default_IRQ_handler
  2051. .set TIMER3_COMPB_ISR, Default_IRQ_handler
  2052. .set TIMER3_COMPC_ISR, Default_IRQ_handler
  2053. .set TIMER3_OVF_ISR, Default_IRQ_handler
  2054. .set USART1_RX_ISR, Default_IRQ_handler
  2055. .set USART1_UDRE_ISR, Default_IRQ_handler
  2056. .set USART1_TX_ISR, Default_IRQ_handler
  2057. .set TWI_ISR, Default_IRQ_handler
  2058. .set SPM_READY_ISR, Default_IRQ_handler
  2059. .set TIMER4_CAPT_ISR, Default_IRQ_handler
  2060. .set TIMER4_COMPA_ISR, Default_IRQ_handler
  2061. .set TIMER4_COMPB_ISR, Default_IRQ_handler
  2062. .set TIMER4_COMPC_ISR, Default_IRQ_handler
  2063. .set TIMER4_OVF_ISR, Default_IRQ_handler
  2064. .set TIMER5_CAPT_ISR, Default_IRQ_handler
  2065. .set TIMER5_COMPA_ISR, Default_IRQ_handler
  2066. .set TIMER5_COMPB_ISR, Default_IRQ_handler
  2067. .set TIMER5_COMPC_ISR, Default_IRQ_handler
  2068. .set TIMER5_OVF_ISR, Default_IRQ_handler
  2069. .set TRX24_PLL_LOCK_ISR, Default_IRQ_handler
  2070. .set TRX24_PLL_UNLOCK_ISR, Default_IRQ_handler
  2071. .set TRX24_RX_START_ISR, Default_IRQ_handler
  2072. .set TRX24_RX_END_ISR, Default_IRQ_handler
  2073. .set TRX24_CCA_ED_DONE_ISR, Default_IRQ_handler
  2074. .set TRX24_XAH_AMI_ISR, Default_IRQ_handler
  2075. .set TRX24_TX_END_ISR, Default_IRQ_handler
  2076. .set TRX24_AWAKE_ISR, Default_IRQ_handler
  2077. .set SCNT_CMP1_ISR, Default_IRQ_handler
  2078. .set SCNT_CMP2_ISR, Default_IRQ_handler
  2079. .set SCNT_CMP3_ISR, Default_IRQ_handler
  2080. .set SCNT_OVFL_ISR, Default_IRQ_handler
  2081. .set SCNT_BACKOFF_ISR, Default_IRQ_handler
  2082. .set AES_READY_ISR, Default_IRQ_handler
  2083. .set BAT_LOW_ISR, Default_IRQ_handler
  2084. .set TRX24_TX_START_ISR, Default_IRQ_handler
  2085. .set TRX24_AMI0_ISR, Default_IRQ_handler
  2086. .set TRX24_AMI1_ISR, Default_IRQ_handler
  2087. .set TRX24_AMI2_ISR, Default_IRQ_handler
  2088. .set TRX24_AMI3_ISR, Default_IRQ_handler
  2089. end;
  2090. end.