attiny406.pp 52 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028
  1. unit ATtiny406;
  2. {$goto on}
  3. interface
  4. type
  5. TAC = object //Analog Comparator
  6. CTRLA: byte; //Control A
  7. Reserved1: byte;
  8. MUXCTRLA: byte; //Mux Control A
  9. Reserved3: byte;
  10. Reserved4: byte;
  11. Reserved5: byte;
  12. INTCTRL: byte; //Interrupt Control
  13. STATUS: byte; //Status
  14. const
  15. // Enable
  16. ENABLEbm = $01;
  17. // AC_HYSMODE
  18. HYSMODEmask = $06;
  19. HYSMODE_OFF = $00;
  20. HYSMODE_10mV = $02;
  21. HYSMODE_25mV = $04;
  22. HYSMODE_50mV = $06;
  23. // AC_INTMODE
  24. INTMODEmask = $30;
  25. INTMODE_BOTHEDGE = $00;
  26. INTMODE_NEGEDGE = $20;
  27. INTMODE_POSEDGE = $30;
  28. // Output Buffer Enable
  29. OUTENbm = $40;
  30. // Run in Standby Mode
  31. RUNSTDBYbm = $80;
  32. // Analog Comparator 0 Interrupt Enable
  33. CMPbm = $01;
  34. // Invert AC Output
  35. INVERTbm = $80;
  36. // AC_MUXNEG
  37. MUXNEGmask = $03;
  38. MUXNEG_PIN0 = $00;
  39. MUXNEG_PIN1 = $01;
  40. MUXNEG_VREF = $02;
  41. // AC_MUXPOS
  42. MUXPOSmask = $18;
  43. MUXPOS_PIN0 = $00;
  44. MUXPOS_PIN1 = $08;
  45. // Analog Comparator State
  46. STATEbm = $10;
  47. end;
  48. TADC = object //Analog to Digital Converter
  49. CTRLA: byte; //Control A
  50. CTRLB: byte; //Control B
  51. CTRLC: byte; //Control C
  52. CTRLD: byte; //Control D
  53. CTRLE: byte; //Control E
  54. SAMPCTRL: byte; //Sample Control
  55. MUXPOS: byte; //Positive mux input
  56. Reserved7: byte;
  57. COMMAND: byte; //Command
  58. EVCTRL: byte; //Event Control
  59. INTCTRL: byte; //Interrupt Control
  60. INTFLAGS: byte; //Interrupt Flags
  61. DBGCTRL: byte; //Debug Control
  62. TEMP: byte; //Temporary Data
  63. Reserved14: byte;
  64. Reserved15: byte;
  65. RES: word; //ADC Accumulator Result
  66. WINLT: word; //Window comparator low threshold
  67. WINHT: word; //Window comparator high threshold
  68. CALIB: byte; //Calibration
  69. const
  70. // ADC_DUTYCYC
  71. DUTYCYCmask = $01;
  72. DUTYCYC_DUTY50 = $00;
  73. DUTYCYC_DUTY25 = $01;
  74. // Start Conversion Operation
  75. STCONVbm = $01;
  76. // ADC Enable
  77. ENABLEbm = $01;
  78. // ADC Freerun mode
  79. FREERUNbm = $02;
  80. // ADC_RESSEL
  81. RESSELmask = $04;
  82. RESSEL_10BIT = $00;
  83. RESSEL_8BIT = $04;
  84. // Run standby mode
  85. RUNSTBYbm = $80;
  86. // ADC_SAMPNUM
  87. SAMPNUMmask = $07;
  88. SAMPNUM_ACC1 = $00;
  89. SAMPNUM_ACC2 = $01;
  90. SAMPNUM_ACC4 = $02;
  91. SAMPNUM_ACC8 = $03;
  92. SAMPNUM_ACC16 = $04;
  93. SAMPNUM_ACC32 = $05;
  94. SAMPNUM_ACC64 = $06;
  95. // ADC_PRESC
  96. PRESCmask = $07;
  97. PRESC_DIV2 = $00;
  98. PRESC_DIV4 = $01;
  99. PRESC_DIV8 = $02;
  100. PRESC_DIV16 = $03;
  101. PRESC_DIV32 = $04;
  102. PRESC_DIV64 = $05;
  103. PRESC_DIV128 = $06;
  104. PRESC_DIV256 = $07;
  105. // ADC_REFSEL
  106. REFSELmask = $30;
  107. REFSEL_INTREF = $00;
  108. REFSEL_VDDREF = $10;
  109. // Sample Capacitance Selection
  110. SAMPCAPbm = $40;
  111. // ADC_ASDV
  112. ASDVmask = $10;
  113. ASDV_ASVOFF = $00;
  114. ASDV_ASVON = $10;
  115. // ADC_INITDLY
  116. INITDLYmask = $E0;
  117. INITDLY_DLY0 = $00;
  118. INITDLY_DLY16 = $20;
  119. INITDLY_DLY32 = $40;
  120. INITDLY_DLY64 = $60;
  121. INITDLY_DLY128 = $80;
  122. INITDLY_DLY256 = $A0;
  123. // Sampling Delay Selection
  124. SAMPDLY0bm = $01;
  125. SAMPDLY1bm = $02;
  126. SAMPDLY2bm = $04;
  127. SAMPDLY3bm = $08;
  128. // ADC_WINCM
  129. WINCMmask = $07;
  130. WINCM_NONE = $00;
  131. WINCM_BELOW = $01;
  132. WINCM_ABOVE = $02;
  133. WINCM_INSIDE = $03;
  134. WINCM_OUTSIDE = $04;
  135. // Debug run
  136. DBGRUNbm = $01;
  137. // Start Event Input Enable
  138. STARTEIbm = $01;
  139. // Result Ready Interrupt Enable
  140. RESRDYbm = $01;
  141. // Window Comparator Interrupt Enable
  142. WCMPbm = $02;
  143. // ADC_MUXPOS
  144. MUXPOSmask = $1F;
  145. MUXPOS_AIN0 = $00;
  146. MUXPOS_AIN1 = $01;
  147. MUXPOS_AIN2 = $02;
  148. MUXPOS_AIN3 = $03;
  149. MUXPOS_AIN4 = $04;
  150. MUXPOS_AIN5 = $05;
  151. MUXPOS_AIN6 = $06;
  152. MUXPOS_AIN7 = $07;
  153. MUXPOS_AIN8 = $08;
  154. MUXPOS_AIN9 = $09;
  155. MUXPOS_AIN10 = $0A;
  156. MUXPOS_AIN11 = $0B;
  157. MUXPOS_DAC0 = $1C;
  158. MUXPOS_INTREF = $1D;
  159. MUXPOS_TEMPSENSE = $1E;
  160. MUXPOS_GND = $1F;
  161. // Sample lenght
  162. SAMPLEN0bm = $01;
  163. SAMPLEN1bm = $02;
  164. SAMPLEN2bm = $04;
  165. SAMPLEN3bm = $08;
  166. SAMPLEN4bm = $10;
  167. // Temporary
  168. TEMP0bm = $01;
  169. TEMP1bm = $02;
  170. TEMP2bm = $04;
  171. TEMP3bm = $08;
  172. TEMP4bm = $10;
  173. TEMP5bm = $20;
  174. TEMP6bm = $40;
  175. TEMP7bm = $80;
  176. end;
  177. TBOD = object //Bod interface
  178. CTRLA: byte; //Control A
  179. CTRLB: byte; //Control B
  180. Reserved2: byte;
  181. Reserved3: byte;
  182. Reserved4: byte;
  183. Reserved5: byte;
  184. Reserved6: byte;
  185. Reserved7: byte;
  186. VLMCTRLA: byte; //Voltage level monitor Control
  187. INTCTRL: byte; //Voltage level monitor interrupt Control
  188. INTFLAGS: byte; //Voltage level monitor interrupt Flags
  189. STATUS: byte; //Voltage level monitor status
  190. const
  191. // BOD_ACTIVE
  192. ACTIVEmask = $0C;
  193. ACTIVE_DIS = $00;
  194. ACTIVE_ENABLED = $04;
  195. ACTIVE_SAMPLED = $08;
  196. ACTIVE_ENWAKE = $0C;
  197. // BOD_SAMPFREQ
  198. SAMPFREQmask = $10;
  199. SAMPFREQ_1KHZ = $00;
  200. SAMPFREQ_125Hz = $10;
  201. // BOD_SLEEP
  202. SLEEPmask = $03;
  203. SLEEP_DIS = $00;
  204. SLEEP_ENABLED = $01;
  205. SLEEP_SAMPLED = $02;
  206. // BOD_LVL
  207. LVLmask = $07;
  208. LVL_BODLEVEL0 = $00;
  209. LVL_BODLEVEL1 = $01;
  210. LVL_BODLEVEL2 = $02;
  211. LVL_BODLEVEL3 = $03;
  212. LVL_BODLEVEL4 = $04;
  213. LVL_BODLEVEL5 = $05;
  214. LVL_BODLEVEL6 = $06;
  215. LVL_BODLEVEL7 = $07;
  216. // BOD_VLMCFG
  217. VLMCFGmask = $06;
  218. VLMCFG_BELOW = $00;
  219. VLMCFG_ABOVE = $02;
  220. VLMCFG_CROSS = $04;
  221. // voltage level monitor interrrupt enable
  222. VLMIEbm = $01;
  223. // Voltage level monitor interrupt flag
  224. VLMIFbm = $01;
  225. // Voltage level monitor status
  226. VLMSbm = $01;
  227. // BOD_VLMLVL
  228. VLMLVLmask = $03;
  229. VLMLVL_5ABOVE = $00;
  230. VLMLVL_15ABOVE = $01;
  231. VLMLVL_25ABOVE = $02;
  232. end;
  233. TCCL = object //Configurable Custom Logic
  234. CTRLA: byte; //Control Register A
  235. SEQCTRL0: byte; //Sequential Control 0
  236. Reserved2: byte;
  237. Reserved3: byte;
  238. Reserved4: byte;
  239. LUT0CTRLA: byte; //LUT Control 0 A
  240. LUT0CTRLB: byte; //LUT Control 0 B
  241. LUT0CTRLC: byte; //LUT Control 0 C
  242. TRUTH0: byte; //Truth 0
  243. LUT1CTRLA: byte; //LUT Control 1 A
  244. LUT1CTRLB: byte; //LUT Control 1 B
  245. LUT1CTRLC: byte; //LUT Control 1 C
  246. TRUTH1: byte; //Truth 1
  247. const
  248. // Enable
  249. ENABLEbm = $01;
  250. // Run in Standby
  251. RUNSTDBYbm = $40;
  252. // Clock Source Selection
  253. CLKSRCbm = $40;
  254. // CCL_EDGEDET
  255. EDGEDETmask = $80;
  256. EDGEDET_DIS = $00;
  257. EDGEDET_EN = $80;
  258. // CCL_FILTSEL
  259. FILTSELmask = $30;
  260. FILTSEL_DISABLE = $00;
  261. FILTSEL_SYNCH = $10;
  262. FILTSEL_FILTER = $20;
  263. // Output Enable
  264. OUTENbm = $08;
  265. // CCL_INSEL0
  266. INSEL0mask = $0F;
  267. INSEL0_MASK = $00;
  268. INSEL0_FEEDBACK = $01;
  269. INSEL0_LINK = $02;
  270. INSEL0_EVENT0 = $03;
  271. INSEL0_EVENT1 = $04;
  272. INSEL0_IO = $05;
  273. INSEL0_AC0 = $06;
  274. INSEL0_TCB0 = $07;
  275. INSEL0_TCA0 = $08;
  276. INSEL0_TCD0 = $09;
  277. INSEL0_USART0 = $0A;
  278. INSEL0_SPI0 = $0B;
  279. // CCL_INSEL1
  280. INSEL1mask = $F0;
  281. INSEL1_MASK = $00;
  282. INSEL1_FEEDBACK = $10;
  283. INSEL1_LINK = $20;
  284. INSEL1_EVENT0 = $30;
  285. INSEL1_EVENT1 = $40;
  286. INSEL1_IO = $50;
  287. INSEL1_AC0 = $60;
  288. INSEL1_TCB0 = $70;
  289. INSEL1_TCA0 = $80;
  290. INSEL1_TCD0 = $90;
  291. INSEL1_USART0 = $A0;
  292. INSEL1_SPI0 = $B0;
  293. // CCL_INSEL2
  294. INSEL2mask = $0F;
  295. INSEL2_MASK = $00;
  296. INSEL2_FEEDBACK = $01;
  297. INSEL2_LINK = $02;
  298. INSEL2_EVENT0 = $03;
  299. INSEL2_EVENT1 = $04;
  300. INSEL2_IO = $05;
  301. INSEL2_AC0 = $06;
  302. INSEL2_TCB0 = $07;
  303. INSEL2_TCA0 = $08;
  304. INSEL2_TCD0 = $09;
  305. INSEL2_SPI0 = $0B;
  306. // CCL_SEQSEL
  307. SEQSELmask = $07;
  308. SEQSEL_DISABLE = $00;
  309. SEQSEL_DFF = $01;
  310. SEQSEL_JK = $02;
  311. SEQSEL_LATCH = $03;
  312. SEQSEL_RS = $04;
  313. end;
  314. TCLKCTRL = object //Clock controller
  315. MCLKCTRLA: byte; //MCLK Control A
  316. MCLKCTRLB: byte; //MCLK Control B
  317. MCLKLOCK: byte; //MCLK Lock
  318. MCLKSTATUS: byte; //MCLK Status
  319. Reserved4: byte;
  320. Reserved5: byte;
  321. Reserved6: byte;
  322. Reserved7: byte;
  323. Reserved8: byte;
  324. Reserved9: byte;
  325. Reserved10: byte;
  326. Reserved11: byte;
  327. Reserved12: byte;
  328. Reserved13: byte;
  329. Reserved14: byte;
  330. Reserved15: byte;
  331. OSC20MCTRLA: byte; //OSC20M Control A
  332. OSC20MCALIBA: byte; //OSC20M Calibration A
  333. OSC20MCALIBB: byte; //OSC20M Calibration B
  334. Reserved19: byte;
  335. Reserved20: byte;
  336. Reserved21: byte;
  337. Reserved22: byte;
  338. Reserved23: byte;
  339. OSC32KCTRLA: byte; //OSC32K Control A
  340. const
  341. // System clock out
  342. CLKOUTbm = $80;
  343. // CLKCTRL_CLKSEL
  344. CLKSELmask = $03;
  345. CLKSEL_OSC20M = $00;
  346. CLKSEL_OSCULP32K = $01;
  347. CLKSEL_XOSC32K = $02;
  348. CLKSEL_EXTCLK = $03;
  349. // CLKCTRL_PDIV
  350. PDIVmask = $1E;
  351. PDIV_2X = $00;
  352. PDIV_4X = $02;
  353. PDIV_8X = $04;
  354. PDIV_16X = $06;
  355. PDIV_32X = $08;
  356. PDIV_64X = $0A;
  357. PDIV_6X = $10;
  358. PDIV_10X = $12;
  359. PDIV_12X = $14;
  360. PDIV_24X = $16;
  361. PDIV_48X = $18;
  362. // Prescaler enable
  363. PENbm = $01;
  364. // lock ebable
  365. LOCKENbm = $01;
  366. // External Clock status
  367. EXTSbm = $80;
  368. // 20MHz oscillator status
  369. OSC20MSbm = $10;
  370. // 32KHz oscillator status
  371. OSC32KSbm = $20;
  372. // System Oscillator changing
  373. SOSCbm = $01;
  374. // 32.768 kHz Crystal Oscillator status
  375. XOSC32KSbm = $40;
  376. // Calibration
  377. CAL20M0bm = $01;
  378. CAL20M1bm = $02;
  379. CAL20M2bm = $04;
  380. CAL20M3bm = $08;
  381. CAL20M4bm = $10;
  382. CAL20M5bm = $20;
  383. // Lock
  384. LOCKbm = $80;
  385. // Oscillator temperature coefficient
  386. TEMPCAL20M0bm = $01;
  387. TEMPCAL20M1bm = $02;
  388. TEMPCAL20M2bm = $04;
  389. TEMPCAL20M3bm = $08;
  390. // Run standby
  391. RUNSTDBYbm = $02;
  392. end;
  393. TCPU = object //CPU
  394. Reserved0: byte;
  395. Reserved1: byte;
  396. Reserved2: byte;
  397. Reserved3: byte;
  398. CCP: byte; //Configuration Change Protection
  399. Reserved5: byte;
  400. Reserved6: byte;
  401. Reserved7: byte;
  402. Reserved8: byte;
  403. Reserved9: byte;
  404. Reserved10: byte;
  405. Reserved11: byte;
  406. Reserved12: byte;
  407. SPL: byte; //Stack Pointer Low
  408. SPH: byte; //Stack Pointer High
  409. SREG: byte; //Status Register
  410. const
  411. // CPU_CCP
  412. CCPmask = $FF;
  413. CCP_SPM = $9D;
  414. CCP_IOREG = $D8;
  415. // Carry Flag
  416. Cbm = $01;
  417. // Half Carry Flag
  418. Hbm = $20;
  419. // Global Interrupt Enable Flag
  420. Ibm = $80;
  421. // Negative Flag
  422. Nbm = $04;
  423. // N Exclusive Or V Flag
  424. Sbm = $10;
  425. // Transfer Bit
  426. Tbm = $40;
  427. // Two's Complement Overflow Flag
  428. Vbm = $08;
  429. // Zero Flag
  430. Zbm = $02;
  431. end;
  432. TCPUINT = object //Interrupt Controller
  433. CTRLA: byte; //Control A
  434. STATUS: byte; //Status
  435. LVL0PRI: byte; //Interrupt Level 0 Priority
  436. LVL1VEC: byte; //Interrupt Level 1 Priority Vector
  437. const
  438. // Compact Vector Table
  439. CVTbm = $20;
  440. // Interrupt Vector Select
  441. IVSELbm = $40;
  442. // Round-robin Scheduling Enable
  443. LVL0RRbm = $01;
  444. // Interrupt Level Priority
  445. LVL0PRI0bm = $01;
  446. LVL0PRI1bm = $02;
  447. LVL0PRI2bm = $04;
  448. LVL0PRI3bm = $08;
  449. LVL0PRI4bm = $10;
  450. LVL0PRI5bm = $20;
  451. LVL0PRI6bm = $40;
  452. LVL0PRI7bm = $80;
  453. // Interrupt Vector with High Priority
  454. LVL1VEC0bm = $01;
  455. LVL1VEC1bm = $02;
  456. LVL1VEC2bm = $04;
  457. LVL1VEC3bm = $08;
  458. LVL1VEC4bm = $10;
  459. LVL1VEC5bm = $20;
  460. LVL1VEC6bm = $40;
  461. LVL1VEC7bm = $80;
  462. // Level 0 Interrupt Executing
  463. LVL0EXbm = $01;
  464. // Level 1 Interrupt Executing
  465. LVL1EXbm = $02;
  466. // Non-maskable Interrupt Executing
  467. NMIEXbm = $80;
  468. end;
  469. TCRCSCAN = object //CRCSCAN
  470. CTRLA: byte; //Control A
  471. CTRLB: byte; //Control B
  472. STATUS: byte; //Status
  473. const
  474. // Enable CRC scan
  475. ENABLEbm = $01;
  476. // Enable NMI Trigger
  477. NMIENbm = $02;
  478. // Reset CRC scan
  479. RESETbm = $80;
  480. // CRCSCAN_MODE
  481. MODEmask = $30;
  482. MODE_PRIORITY = $00;
  483. MODE_RESERVED = $10;
  484. MODE_BACKGROUND = $20;
  485. MODE_CONTINUOUS = $30;
  486. // CRCSCAN_SRC
  487. SRCmask = $03;
  488. SRC_FLASH = $00;
  489. SRC_APPLICATION = $01;
  490. SRC_BOOT = $02;
  491. // CRC Busy
  492. BUSYbm = $01;
  493. // CRC Ok
  494. OKbm = $02;
  495. end;
  496. TEVSYS = object //Event System
  497. ASYNCSTROBE: byte; //Asynchronous Channel Strobe
  498. SYNCSTROBE: byte; //Synchronous Channel Strobe
  499. ASYNCCH0: byte; //Asynchronous Channel 0 Generator Selection
  500. ASYNCCH1: byte; //Asynchronous Channel 1 Generator Selection
  501. Reserved4: byte;
  502. Reserved5: byte;
  503. Reserved6: byte;
  504. Reserved7: byte;
  505. Reserved8: byte;
  506. Reserved9: byte;
  507. SYNCCH0: byte; //Synchronous Channel 0 Generator Selection
  508. SYNCCH1: byte; //Synchronous Channel 1 Generator Selection
  509. Reserved12: byte;
  510. Reserved13: byte;
  511. Reserved14: byte;
  512. Reserved15: byte;
  513. Reserved16: byte;
  514. Reserved17: byte;
  515. ASYNCUSER0: byte; //Asynchronous User Ch 0 Input Selection - TCB0
  516. ASYNCUSER1: byte; //Asynchronous User Ch 1 Input Selection - ADC0
  517. ASYNCUSER2: byte; //Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0
  518. ASYNCUSER3: byte; //Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0
  519. ASYNCUSER4: byte; //Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1
  520. ASYNCUSER5: byte; //Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1
  521. ASYNCUSER6: byte; //Asynchronous User Ch 6 Input Selection - TCD0 Event 0
  522. ASYNCUSER7: byte; //Asynchronous User Ch 7 Input Selection - TCD0 Event 1
  523. ASYNCUSER8: byte; //Asynchronous User Ch 8 Input Selection - Event Out 0
  524. ASYNCUSER9: byte; //Asynchronous User Ch 9 Input Selection - Event Out 1
  525. ASYNCUSER10: byte; //Asynchronous User Ch 10 Input Selection - Event Out 2
  526. Reserved29: byte;
  527. Reserved30: byte;
  528. Reserved31: byte;
  529. Reserved32: byte;
  530. Reserved33: byte;
  531. SYNCUSER0: byte; //Synchronous User Ch 0 Input Selection - TCA0
  532. const
  533. // EVSYS_ASYNCCH0
  534. ASYNCCH0mask = $FF;
  535. ASYNCCH0_OFF = $00;
  536. ASYNCCH0_CCL_LUT0 = $01;
  537. ASYNCCH0_CCL_LUT1 = $02;
  538. ASYNCCH0_AC0_OUT = $03;
  539. ASYNCCH0_TCD0_CMPBCLR = $04;
  540. ASYNCCH0_TCD0_CMPASET = $05;
  541. ASYNCCH0_TCD0_CMPBSET = $06;
  542. ASYNCCH0_TCD0_PROGEV = $07;
  543. ASYNCCH0_RTC_OVF = $08;
  544. ASYNCCH0_RTC_CMP = $09;
  545. ASYNCCH0_PORTA_PIN0 = $0A;
  546. ASYNCCH0_PORTA_PIN1 = $0B;
  547. ASYNCCH0_PORTA_PIN2 = $0C;
  548. ASYNCCH0_PORTA_PIN3 = $0D;
  549. ASYNCCH0_PORTA_PIN4 = $0E;
  550. ASYNCCH0_PORTA_PIN5 = $0F;
  551. ASYNCCH0_PORTA_PIN6 = $10;
  552. ASYNCCH0_PORTA_PIN7 = $11;
  553. ASYNCCH0_UPDI = $12;
  554. // EVSYS_ASYNCCH1
  555. ASYNCCH1mask = $FF;
  556. ASYNCCH1_OFF = $00;
  557. ASYNCCH1_CCL_LUT0 = $01;
  558. ASYNCCH1_CCL_LUT1 = $02;
  559. ASYNCCH1_AC0_OUT = $03;
  560. ASYNCCH1_TCD0_CMPBCLR = $04;
  561. ASYNCCH1_TCD0_CMPASET = $05;
  562. ASYNCCH1_TCD0_CMPBSET = $06;
  563. ASYNCCH1_TCD0_PROGEV = $07;
  564. ASYNCCH1_RTC_OVF = $08;
  565. ASYNCCH1_RTC_CMP = $09;
  566. ASYNCCH1_PORTB_PIN0 = $0A;
  567. ASYNCCH1_PORTB_PIN1 = $0B;
  568. ASYNCCH1_PORTB_PIN2 = $0C;
  569. ASYNCCH1_PORTB_PIN3 = $0D;
  570. ASYNCCH1_PORTB_PIN4 = $0E;
  571. ASYNCCH1_PORTB_PIN5 = $0F;
  572. ASYNCCH1_PORTB_PIN6 = $10;
  573. ASYNCCH1_PORTB_PIN7 = $11;
  574. // EVSYS_ASYNCUSER0
  575. ASYNCUSER0mask = $FF;
  576. ASYNCUSER0_OFF = $00;
  577. ASYNCUSER0_SYNCCH0 = $01;
  578. ASYNCUSER0_ASYNCCH0 = $03;
  579. ASYNCUSER0_ASYNCCH1 = $04;
  580. // EVSYS_ASYNCUSER1
  581. ASYNCUSER1mask = $FF;
  582. ASYNCUSER1_OFF = $00;
  583. ASYNCUSER1_SYNCCH0 = $01;
  584. ASYNCUSER1_ASYNCCH0 = $03;
  585. ASYNCUSER1_ASYNCCH1 = $04;
  586. // EVSYS_ASYNCUSER2
  587. ASYNCUSER2mask = $FF;
  588. ASYNCUSER2_OFF = $00;
  589. ASYNCUSER2_SYNCCH0 = $01;
  590. ASYNCUSER2_ASYNCCH0 = $03;
  591. ASYNCUSER2_ASYNCCH1 = $04;
  592. // EVSYS_ASYNCUSER3
  593. ASYNCUSER3mask = $FF;
  594. ASYNCUSER3_OFF = $00;
  595. ASYNCUSER3_SYNCCH0 = $01;
  596. ASYNCUSER3_ASYNCCH0 = $03;
  597. ASYNCUSER3_ASYNCCH1 = $04;
  598. // EVSYS_ASYNCUSER4
  599. ASYNCUSER4mask = $FF;
  600. ASYNCUSER4_OFF = $00;
  601. ASYNCUSER4_SYNCCH0 = $01;
  602. ASYNCUSER4_ASYNCCH0 = $03;
  603. ASYNCUSER4_ASYNCCH1 = $04;
  604. // EVSYS_ASYNCUSER5
  605. ASYNCUSER5mask = $FF;
  606. ASYNCUSER5_OFF = $00;
  607. ASYNCUSER5_SYNCCH0 = $01;
  608. ASYNCUSER5_ASYNCCH0 = $03;
  609. ASYNCUSER5_ASYNCCH1 = $04;
  610. // EVSYS_ASYNCUSER6
  611. ASYNCUSER6mask = $FF;
  612. ASYNCUSER6_OFF = $00;
  613. ASYNCUSER6_SYNCCH0 = $01;
  614. ASYNCUSER6_ASYNCCH0 = $03;
  615. ASYNCUSER6_ASYNCCH1 = $04;
  616. // EVSYS_ASYNCUSER7
  617. ASYNCUSER7mask = $FF;
  618. ASYNCUSER7_OFF = $00;
  619. ASYNCUSER7_SYNCCH0 = $01;
  620. ASYNCUSER7_ASYNCCH0 = $03;
  621. ASYNCUSER7_ASYNCCH1 = $04;
  622. // EVSYS_ASYNCUSER8
  623. ASYNCUSER8mask = $FF;
  624. ASYNCUSER8_OFF = $00;
  625. ASYNCUSER8_SYNCCH0 = $01;
  626. ASYNCUSER8_ASYNCCH0 = $03;
  627. ASYNCUSER8_ASYNCCH1 = $04;
  628. // EVSYS_ASYNCUSER9
  629. ASYNCUSER9mask = $FF;
  630. ASYNCUSER9_OFF = $00;
  631. ASYNCUSER9_SYNCCH0 = $01;
  632. ASYNCUSER9_ASYNCCH0 = $03;
  633. ASYNCUSER9_ASYNCCH1 = $04;
  634. // EVSYS_ASYNCUSER10
  635. ASYNCUSER10mask = $FF;
  636. ASYNCUSER10_OFF = $00;
  637. ASYNCUSER10_SYNCCH0 = $01;
  638. ASYNCUSER10_ASYNCCH0 = $03;
  639. ASYNCUSER10_ASYNCCH1 = $04;
  640. // EVSYS_SYNCCH0
  641. SYNCCH0mask = $FF;
  642. SYNCCH0_OFF = $00;
  643. SYNCCH0_TCB0 = $01;
  644. SYNCCH0_TCA0_OVF_LUNF = $02;
  645. SYNCCH0_TCA0_HUNF = $03;
  646. SYNCCH0_TCA0_CMP0 = $04;
  647. SYNCCH0_TCA0_CMP1 = $05;
  648. SYNCCH0_TCA0_CMP2 = $06;
  649. SYNCCH0_PORTC_PIN0 = $07;
  650. SYNCCH0_PORTC_PIN1 = $08;
  651. SYNCCH0_PORTC_PIN2 = $09;
  652. SYNCCH0_PORTC_PIN3 = $0A;
  653. SYNCCH0_PORTC_PIN4 = $0B;
  654. SYNCCH0_PORTC_PIN5 = $0C;
  655. SYNCCH0_PORTA_PIN0 = $0D;
  656. SYNCCH0_PORTA_PIN1 = $0E;
  657. SYNCCH0_PORTA_PIN2 = $0F;
  658. SYNCCH0_PORTA_PIN3 = $10;
  659. SYNCCH0_PORTA_PIN4 = $11;
  660. SYNCCH0_PORTA_PIN5 = $12;
  661. SYNCCH0_PORTA_PIN6 = $13;
  662. SYNCCH0_PORTA_PIN7 = $14;
  663. // EVSYS_SYNCCH1
  664. SYNCCH1mask = $FF;
  665. SYNCCH1_OFF = $00;
  666. SYNCCH1_TCB0 = $01;
  667. SYNCCH1_TCA0_OVF_LUNF = $02;
  668. SYNCCH1_TCA0_HUNF = $03;
  669. SYNCCH1_TCA0_CMP0 = $04;
  670. SYNCCH1_TCA0_CMP1 = $05;
  671. SYNCCH1_TCA0_CMP2 = $06;
  672. SYNCCH1_PORTB_PIN0 = $08;
  673. SYNCCH1_PORTB_PIN1 = $09;
  674. SYNCCH1_PORTB_PIN2 = $0A;
  675. SYNCCH1_PORTB_PIN3 = $0B;
  676. SYNCCH1_PORTB_PIN4 = $0C;
  677. SYNCCH1_PORTB_PIN5 = $0D;
  678. SYNCCH1_PORTB_PIN6 = $0E;
  679. SYNCCH1_PORTB_PIN7 = $0F;
  680. // EVSYS_SYNCUSER0
  681. SYNCUSER0mask = $FF;
  682. SYNCUSER0_OFF = $00;
  683. SYNCUSER0_SYNCCH0 = $01;
  684. end;
  685. TFUSE = object //Fuses
  686. WDTCFG: byte; //Watchdog Configuration
  687. BODCFG: byte; //BOD Configuration
  688. OSCCFG: byte; //Oscillator Configuration
  689. Reserved3: byte;
  690. TCD0CFG: byte; //TCD0 Configuration
  691. SYSCFG0: byte; //System Configuration 0
  692. SYSCFG1: byte; //System Configuration 1
  693. APPEND: byte; //Application Code Section End
  694. BOOTEND: byte; //Boot Section End
  695. const
  696. // FUSE_ACTIVE
  697. ACTIVEmask = $0C;
  698. ACTIVE_DIS = $00;
  699. ACTIVE_ENABLED = $04;
  700. ACTIVE_SAMPLED = $08;
  701. ACTIVE_ENWAKE = $0C;
  702. // FUSE_LVL
  703. LVLmask = $E0;
  704. LVL_BODLEVEL0 = $00;
  705. LVL_BODLEVEL1 = $20;
  706. LVL_BODLEVEL2 = $40;
  707. LVL_BODLEVEL3 = $60;
  708. LVL_BODLEVEL4 = $80;
  709. LVL_BODLEVEL5 = $A0;
  710. LVL_BODLEVEL6 = $C0;
  711. LVL_BODLEVEL7 = $E0;
  712. // FUSE_SAMPFREQ
  713. SAMPFREQmask = $10;
  714. SAMPFREQ_1KHz = $00;
  715. SAMPFREQ_125Hz = $10;
  716. // FUSE_SLEEP
  717. SLEEPmask = $03;
  718. SLEEP_DIS = $00;
  719. SLEEP_ENABLED = $01;
  720. SLEEP_SAMPLED = $02;
  721. // FUSE_FREQSEL
  722. FREQSELmask = $03;
  723. FREQSEL_16MHZ = $01;
  724. FREQSEL_20MHZ = $02;
  725. // Oscillator Lock
  726. OSCLOCKbm = $80;
  727. // FUSE_CRCSRC
  728. CRCSRCmask = $C0;
  729. CRCSRC_FLASH = $00;
  730. CRCSRC_BOOT = $40;
  731. CRCSRC_BOOTAPP = $80;
  732. CRCSRC_NOCRC = $C0;
  733. // EEPROM Save
  734. EESAVEbm = $01;
  735. // FUSE_RSTPINCFG
  736. RSTPINCFGmask = $0C;
  737. RSTPINCFG_GPIO = $00;
  738. RSTPINCFG_UPDI = $04;
  739. RSTPINCFG_RST = $08;
  740. // FUSE_SUT
  741. SUTmask = $07;
  742. SUT_0MS = $00;
  743. SUT_1MS = $01;
  744. SUT_2MS = $02;
  745. SUT_4MS = $03;
  746. SUT_8MS = $04;
  747. SUT_16MS = $05;
  748. SUT_32MS = $06;
  749. SUT_64MS = $07;
  750. // Compare A Default Output Value
  751. CMPAbm = $01;
  752. // Compare A Output Enable
  753. CMPAENbm = $10;
  754. // Compare B Default Output Value
  755. CMPBbm = $02;
  756. // Compare B Output Enable
  757. CMPBENbm = $20;
  758. // Compare C Default Output Value
  759. CMPCbm = $04;
  760. // Compare C Output Enable
  761. CMPCENbm = $40;
  762. // Compare D Default Output Value
  763. CMPDbm = $08;
  764. // Compare D Output Enable
  765. CMPDENbm = $80;
  766. // FUSE_PERIOD
  767. PERIODmask = $0F;
  768. PERIOD_OFF = $00;
  769. PERIOD_8CLK = $01;
  770. PERIOD_16CLK = $02;
  771. PERIOD_32CLK = $03;
  772. PERIOD_64CLK = $04;
  773. PERIOD_128CLK = $05;
  774. PERIOD_256CLK = $06;
  775. PERIOD_512CLK = $07;
  776. PERIOD_1KCLK = $08;
  777. PERIOD_2KCLK = $09;
  778. PERIOD_4KCLK = $0A;
  779. PERIOD_8KCLK = $0B;
  780. // FUSE_WINDOW
  781. WINDOWmask = $F0;
  782. WINDOW_OFF = $00;
  783. WINDOW_8CLK = $10;
  784. WINDOW_16CLK = $20;
  785. WINDOW_32CLK = $30;
  786. WINDOW_64CLK = $40;
  787. WINDOW_128CLK = $50;
  788. WINDOW_256CLK = $60;
  789. WINDOW_512CLK = $70;
  790. WINDOW_1KCLK = $80;
  791. WINDOW_2KCLK = $90;
  792. WINDOW_4KCLK = $A0;
  793. WINDOW_8KCLK = $B0;
  794. end;
  795. TGPIO = object //General Purpose IO
  796. GPIOR0: byte; //General Purpose IO Register 0
  797. GPIOR1: byte; //General Purpose IO Register 1
  798. GPIOR2: byte; //General Purpose IO Register 2
  799. GPIOR3: byte; //General Purpose IO Register 3
  800. end;
  801. TLOCKBIT = object //Lockbit
  802. LOCKBIT: byte; //Lock bits
  803. const
  804. // LOCKBIT_LB
  805. LBmask = $FF;
  806. LB_RWLOCK = $3A;
  807. LB_NOLOCK = $C5;
  808. end;
  809. TNVMCTRL = object //Non-volatile Memory Controller
  810. CTRLA: byte; //Control A
  811. CTRLB: byte; //Control B
  812. STATUS: byte; //Status
  813. INTCTRL: byte; //Interrupt Control
  814. INTFLAGS: byte; //Interrupt Flags
  815. Reserved5: byte;
  816. DATA: word; //Data
  817. ADDR: word; //Address
  818. const
  819. // NVMCTRL_CMD
  820. CMDmask = $07;
  821. CMD_NONE = $00;
  822. CMD_PAGEWRITE = $01;
  823. CMD_PAGEERASE = $02;
  824. CMD_PAGEERASEWRITE = $03;
  825. CMD_PAGEBUFCLR = $04;
  826. CMD_CHIPERASE = $05;
  827. CMD_EEERASE = $06;
  828. CMD_FUSEWRITE = $07;
  829. // Application code write protect
  830. APCWPbm = $01;
  831. // Boot Lock
  832. BOOTLOCKbm = $02;
  833. // EEPROM Ready
  834. EEREADYbm = $01;
  835. // EEPROM busy
  836. EEBUSYbm = $02;
  837. // Flash busy
  838. FBUSYbm = $01;
  839. // Write error
  840. WRERRORbm = $04;
  841. end;
  842. TPORT = object //I/O Ports
  843. DIR: byte; //Data Direction
  844. DIRSET: byte; //Data Direction Set
  845. DIRCLR: byte; //Data Direction Clear
  846. DIRTGL: byte; //Data Direction Toggle
  847. OUT_: byte; //Output Value
  848. OUTSET: byte; //Output Value Set
  849. OUTCLR: byte; //Output Value Clear
  850. OUTTGL: byte; //Output Value Toggle
  851. IN_: byte; //Input Value
  852. INTFLAGS: byte; //Interrupt Flags
  853. Reserved10: byte;
  854. Reserved11: byte;
  855. Reserved12: byte;
  856. Reserved13: byte;
  857. Reserved14: byte;
  858. Reserved15: byte;
  859. PIN0CTRL: byte; //Pin 0 Control
  860. PIN1CTRL: byte; //Pin 1 Control
  861. PIN2CTRL: byte; //Pin 2 Control
  862. PIN3CTRL: byte; //Pin 3 Control
  863. PIN4CTRL: byte; //Pin 4 Control
  864. PIN5CTRL: byte; //Pin 5 Control
  865. PIN6CTRL: byte; //Pin 6 Control
  866. PIN7CTRL: byte; //Pin 7 Control
  867. const
  868. // Pin Interrupt
  869. INT0bm = $01;
  870. INT1bm = $02;
  871. INT2bm = $04;
  872. INT3bm = $08;
  873. INT4bm = $10;
  874. INT5bm = $20;
  875. INT6bm = $40;
  876. INT7bm = $80;
  877. // Inverted I/O Enable
  878. INVENbm = $80;
  879. // PORT_ISC
  880. ISCmask = $07;
  881. ISC_INTDISABLE = $00;
  882. ISC_BOTHEDGES = $01;
  883. ISC_RISING = $02;
  884. ISC_FALLING = $03;
  885. ISC_INPUT_DISABLE = $04;
  886. ISC_LEVEL = $05;
  887. // Pullup enable
  888. PULLUPENbm = $08;
  889. end;
  890. TPORTMUX = object //Port Multiplexer
  891. CTRLA: byte; //Port Multiplexer Control A
  892. CTRLB: byte; //Port Multiplexer Control B
  893. CTRLC: byte; //Port Multiplexer Control C
  894. CTRLD: byte; //Port Multiplexer Control D
  895. const
  896. // Event Output 0
  897. EVOUT0bm = $01;
  898. // Event Output 1
  899. EVOUT1bm = $02;
  900. // Event Output 2
  901. EVOUT2bm = $04;
  902. // PORTMUX_LUT0
  903. LUT0mask = $10;
  904. LUT0_DEFAULT = $00;
  905. LUT0_ALTERNATE = $10;
  906. // PORTMUX_LUT1
  907. LUT1mask = $20;
  908. LUT1_DEFAULT = $00;
  909. LUT1_ALTERNATE = $20;
  910. // PORTMUX_SPI0
  911. SPI0mask = $04;
  912. SPI0_DEFAULT = $00;
  913. SPI0_ALTERNATE = $04;
  914. // PORTMUX_USART0
  915. USART0mask = $01;
  916. USART0_DEFAULT = $00;
  917. USART0_ALTERNATE = $01;
  918. // PORTMUX_TCA00
  919. TCA00mask = $01;
  920. TCA00_DEFAULT = $00;
  921. TCA00_ALTERNATE = $01;
  922. // PORTMUX_TCA01
  923. TCA01mask = $02;
  924. TCA01_DEFAULT = $00;
  925. TCA01_ALTERNATE = $02;
  926. // PORTMUX_TCA02
  927. TCA02mask = $04;
  928. TCA02_DEFAULT = $00;
  929. TCA02_ALTERNATE = $04;
  930. // PORTMUX_TCA03
  931. TCA03mask = $08;
  932. TCA03_DEFAULT = $00;
  933. TCA03_ALTERNATE = $08;
  934. // PORTMUX_TCA04
  935. TCA04mask = $10;
  936. TCA04_DEFAULT = $00;
  937. TCA04_ALTERNATE = $10;
  938. // PORTMUX_TCA05
  939. TCA05mask = $20;
  940. TCA05_DEFAULT = $00;
  941. TCA05_ALTERNATE = $20;
  942. // PORTMUX_TCB0
  943. TCB0mask = $01;
  944. TCB0_DEFAULT = $00;
  945. TCB0_ALTERNATE = $01;
  946. end;
  947. TRSTCTRL = object //Reset controller
  948. RSTFR: byte; //Reset Flags
  949. SWRR: byte; //Software Reset
  950. const
  951. // Brown out detector Reset flag
  952. BORFbm = $02;
  953. // External Reset flag
  954. EXTRFbm = $04;
  955. // Power on Reset flag
  956. PORFbm = $01;
  957. // Software Reset flag
  958. SWRFbm = $10;
  959. // UPDI Reset flag
  960. UPDIRFbm = $20;
  961. // Watch dog Reset flag
  962. WDRFbm = $08;
  963. // Software reset enable
  964. SWREbm = $01;
  965. end;
  966. TRTC = object //Real-Time Counter
  967. CTRLA: byte; //Control A
  968. STATUS: byte; //Status
  969. INTCTRL: byte; //Interrupt Control
  970. INTFLAGS: byte; //Interrupt Flags
  971. TEMP: byte; //Temporary
  972. DBGCTRL: byte; //Debug control
  973. Reserved6: byte;
  974. CLKSEL: byte; //Clock Select
  975. CNT: word; //Counter
  976. PER: word; //Period
  977. CMP: word; //Compare
  978. Reserved14: byte;
  979. Reserved15: byte;
  980. PITCTRLA: byte; //PIT Control A
  981. PITSTATUS: byte; //PIT Status
  982. PITINTCTRL: byte; //PIT Interrupt Control
  983. PITINTFLAGS: byte; //PIT Interrupt Flags
  984. Reserved20: byte;
  985. PITDBGCTRL: byte; //PIT Debug control
  986. const
  987. // RTC_CLKSEL
  988. CLKSELmask = $03;
  989. CLKSEL_INT32K = $00;
  990. CLKSEL_INT1K = $01;
  991. CLKSEL_TOSC32K = $02;
  992. CLKSEL_EXTCLK = $03;
  993. // RTC_PRESCALER
  994. PRESCALERmask = $78;
  995. PRESCALER_DIV1 = $00;
  996. PRESCALER_DIV2 = $08;
  997. PRESCALER_DIV4 = $10;
  998. PRESCALER_DIV8 = $18;
  999. PRESCALER_DIV16 = $20;
  1000. PRESCALER_DIV32 = $28;
  1001. PRESCALER_DIV64 = $30;
  1002. PRESCALER_DIV128 = $38;
  1003. PRESCALER_DIV256 = $40;
  1004. PRESCALER_DIV512 = $48;
  1005. PRESCALER_DIV1024 = $50;
  1006. PRESCALER_DIV2048 = $58;
  1007. PRESCALER_DIV4096 = $60;
  1008. PRESCALER_DIV8192 = $68;
  1009. PRESCALER_DIV16384 = $70;
  1010. PRESCALER_DIV32768 = $78;
  1011. // Enable
  1012. RTCENbm = $01;
  1013. // Run In Standby
  1014. RUNSTDBYbm = $80;
  1015. // Run in debug
  1016. DBGRUNbm = $01;
  1017. // Compare Match Interrupt enable
  1018. CMPbm = $02;
  1019. // Overflow Interrupt enable
  1020. OVFbm = $01;
  1021. // RTC_PERIOD
  1022. PERIODmask = $78;
  1023. PERIOD_OFF = $00;
  1024. PERIOD_CYC4 = $08;
  1025. PERIOD_CYC8 = $10;
  1026. PERIOD_CYC16 = $18;
  1027. PERIOD_CYC32 = $20;
  1028. PERIOD_CYC64 = $28;
  1029. PERIOD_CYC128 = $30;
  1030. PERIOD_CYC256 = $38;
  1031. PERIOD_CYC512 = $40;
  1032. PERIOD_CYC1024 = $48;
  1033. PERIOD_CYC2048 = $50;
  1034. PERIOD_CYC4096 = $58;
  1035. PERIOD_CYC8192 = $60;
  1036. PERIOD_CYC16384 = $68;
  1037. PERIOD_CYC32768 = $70;
  1038. // Enable
  1039. PITENbm = $01;
  1040. // Periodic Interrupt
  1041. PIbm = $01;
  1042. // CTRLA Synchronization Busy Flag
  1043. CTRLBUSYbm = $01;
  1044. // Comparator Synchronization Busy Flag
  1045. CMPBUSYbm = $08;
  1046. // Count Synchronization Busy Flag
  1047. CNTBUSYbm = $02;
  1048. // CTRLA Synchronization Busy Flag
  1049. CTRLABUSYbm = $01;
  1050. // Period Synchronization Busy Flag
  1051. PERBUSYbm = $04;
  1052. end;
  1053. TSIGROW = object //Signature row
  1054. DEVICEID0: byte; //Device ID Byte 0
  1055. DEVICEID1: byte; //Device ID Byte 1
  1056. DEVICEID2: byte; //Device ID Byte 2
  1057. SERNUM0: byte; //Serial Number Byte 0
  1058. SERNUM1: byte; //Serial Number Byte 1
  1059. SERNUM2: byte; //Serial Number Byte 2
  1060. SERNUM3: byte; //Serial Number Byte 3
  1061. SERNUM4: byte; //Serial Number Byte 4
  1062. SERNUM5: byte; //Serial Number Byte 5
  1063. SERNUM6: byte; //Serial Number Byte 6
  1064. SERNUM7: byte; //Serial Number Byte 7
  1065. SERNUM8: byte; //Serial Number Byte 8
  1066. SERNUM9: byte; //Serial Number Byte 9
  1067. Reserved13: byte;
  1068. Reserved14: byte;
  1069. Reserved15: byte;
  1070. Reserved16: byte;
  1071. Reserved17: byte;
  1072. Reserved18: byte;
  1073. Reserved19: byte;
  1074. Reserved20: byte;
  1075. Reserved21: byte;
  1076. Reserved22: byte;
  1077. Reserved23: byte;
  1078. Reserved24: byte;
  1079. Reserved25: byte;
  1080. Reserved26: byte;
  1081. Reserved27: byte;
  1082. Reserved28: byte;
  1083. Reserved29: byte;
  1084. Reserved30: byte;
  1085. Reserved31: byte;
  1086. TEMPSENSE0: byte; //Temperature Sensor Calibration Byte 0
  1087. TEMPSENSE1: byte; //Temperature Sensor Calibration Byte 1
  1088. OSC16ERR3V: byte; //OSC16 error at 3V
  1089. OSC16ERR5V: byte; //OSC16 error at 5V
  1090. OSC20ERR3V: byte; //OSC20 error at 3V
  1091. OSC20ERR5V: byte; //OSC20 error at 5V
  1092. end;
  1093. TSLPCTRL = object //Sleep Controller
  1094. CTRLA: byte; //Control
  1095. const
  1096. // Sleep enable
  1097. SENbm = $01;
  1098. // SLPCTRL_SMODE
  1099. SMODEmask = $06;
  1100. SMODE_IDLE = $00;
  1101. SMODE_STDBY = $02;
  1102. SMODE_PDOWN = $04;
  1103. end;
  1104. TSPI = object //Serial Peripheral Interface
  1105. CTRLA: byte; //Control A
  1106. CTRLB: byte; //Control B
  1107. INTCTRL: byte; //Interrupt Control
  1108. INTFLAGS: byte; //Interrupt Flags
  1109. DATA: byte; //Data
  1110. const
  1111. // Enable Double Speed
  1112. CLK2Xbm = $10;
  1113. // Data Order Setting
  1114. DORDbm = $40;
  1115. // Enable Module
  1116. ENABLEbm = $01;
  1117. // Master Operation Enable
  1118. MASTERbm = $20;
  1119. // SPI_PRESC
  1120. PRESCmask = $06;
  1121. PRESC_DIV4 = $00;
  1122. PRESC_DIV16 = $02;
  1123. PRESC_DIV64 = $04;
  1124. PRESC_DIV128 = $06;
  1125. // Buffer Mode Enable
  1126. BUFENbm = $80;
  1127. // Buffer Write Mode
  1128. BUFWRbm = $40;
  1129. // SPI_MODE
  1130. MODEmask = $03;
  1131. MODE_0 = $00;
  1132. MODE_1 = $01;
  1133. MODE_2 = $02;
  1134. MODE_3 = $03;
  1135. // Slave Select Disable
  1136. SSDbm = $04;
  1137. // Data Register Empty Interrupt Enable
  1138. DREIEbm = $20;
  1139. // Interrupt Enable
  1140. IEbm = $01;
  1141. // Receive Complete Interrupt Enable
  1142. RXCIEbm = $80;
  1143. // Slave Select Trigger Interrupt Enable
  1144. SSIEbm = $10;
  1145. // Transfer Complete Interrupt Enable
  1146. TXCIEbm = $40;
  1147. // Buffer Overflow
  1148. BUFOVFbm = $01;
  1149. // Data Register Empty Interrupt Flag
  1150. DREIFbm = $20;
  1151. // Receive Complete Interrupt Flag
  1152. RXCIFbm = $80;
  1153. // Slave Select Trigger Interrupt Flag
  1154. SSIFbm = $10;
  1155. // Transfer Complete Interrupt Flag
  1156. TXCIFbm = $40;
  1157. // Interrupt Flag
  1158. IFbm = $80;
  1159. // Write Collision
  1160. WRCOLbm = $40;
  1161. end;
  1162. TSYSCFG = object //System Configuration Registers
  1163. Reserved0: byte;
  1164. REVID: byte; //Revision ID
  1165. EXTBRK: byte; //External Break
  1166. const
  1167. // External break enable
  1168. ENEXTBRKbm = $01;
  1169. end;
  1170. TTCA_SINGLE = object //16-bit Timer/Counter Type A - Single Mode
  1171. CTRLA: byte; //Control A
  1172. CTRLB: byte; //Control B
  1173. CTRLC: byte; //Control C
  1174. CTRLD: byte; //Control D
  1175. CTRLECLR: byte; //Control E Clear
  1176. CTRLESET: byte; //Control E Set
  1177. CTRLFCLR: byte; //Control F Clear
  1178. CTRLFSET: byte; //Control F Set
  1179. Reserved8: byte;
  1180. EVCTRL: byte; //Event Control
  1181. INTCTRL: byte; //Interrupt Control
  1182. INTFLAGS: byte; //Interrupt Flags
  1183. Reserved12: byte;
  1184. Reserved13: byte;
  1185. DBGCTRL: byte; //Degbug Control
  1186. TEMP: byte; //Temporary data for 16-bit Access
  1187. Reserved16: byte;
  1188. Reserved17: byte;
  1189. Reserved18: byte;
  1190. Reserved19: byte;
  1191. Reserved20: byte;
  1192. Reserved21: byte;
  1193. Reserved22: byte;
  1194. Reserved23: byte;
  1195. Reserved24: byte;
  1196. Reserved25: byte;
  1197. Reserved26: byte;
  1198. Reserved27: byte;
  1199. Reserved28: byte;
  1200. Reserved29: byte;
  1201. Reserved30: byte;
  1202. Reserved31: byte;
  1203. CNT: word; //Count
  1204. Reserved34: byte;
  1205. Reserved35: byte;
  1206. Reserved36: byte;
  1207. Reserved37: byte;
  1208. PER: word; //Period
  1209. CMP0: word; //Compare 0
  1210. CMP1: word; //Compare 1
  1211. CMP2: word; //Compare 2
  1212. Reserved46: byte;
  1213. Reserved47: byte;
  1214. Reserved48: byte;
  1215. Reserved49: byte;
  1216. Reserved50: byte;
  1217. Reserved51: byte;
  1218. Reserved52: byte;
  1219. Reserved53: byte;
  1220. PERBUF: word; //Period Buffer
  1221. CMP0BUF: word; //Compare 0 Buffer
  1222. CMP1BUF: word; //Compare 1 Buffer
  1223. CMP2BUF: word; //Compare 2 Buffer
  1224. const
  1225. // TCA_SINGLE_CLKSEL
  1226. SINGLE_CLKSELmask = $0E;
  1227. SINGLE_CLKSEL_DIV1 = $00;
  1228. SINGLE_CLKSEL_DIV2 = $02;
  1229. SINGLE_CLKSEL_DIV4 = $04;
  1230. SINGLE_CLKSEL_DIV8 = $06;
  1231. SINGLE_CLKSEL_DIV16 = $08;
  1232. SINGLE_CLKSEL_DIV64 = $0A;
  1233. SINGLE_CLKSEL_DIV256 = $0C;
  1234. SINGLE_CLKSEL_DIV1024 = $0E;
  1235. // Module Enable
  1236. ENABLEbm = $01;
  1237. // Auto Lock Update
  1238. ALUPDbm = $08;
  1239. // Compare 0 Enable
  1240. CMP0ENbm = $10;
  1241. // Compare 1 Enable
  1242. CMP1ENbm = $20;
  1243. // Compare 2 Enable
  1244. CMP2ENbm = $40;
  1245. // TCA_SINGLE_WGMODE
  1246. SINGLE_WGMODEmask = $07;
  1247. SINGLE_WGMODE_NORMAL = $00;
  1248. SINGLE_WGMODE_FRQ = $01;
  1249. SINGLE_WGMODE_SINGLESLOPE = $03;
  1250. SINGLE_WGMODE_DSTOP = $05;
  1251. SINGLE_WGMODE_DSBOTH = $06;
  1252. SINGLE_WGMODE_DSBOTTOM = $07;
  1253. // Compare 0 Waveform Output Value
  1254. CMP0OVbm = $01;
  1255. // Compare 1 Waveform Output Value
  1256. CMP1OVbm = $02;
  1257. // Compare 2 Waveform Output Value
  1258. CMP2OVbm = $04;
  1259. // Split Mode Enable
  1260. SPLITMbm = $01;
  1261. // TCA_SINGLE_CMD
  1262. SINGLE_CMDmask = $0C;
  1263. SINGLE_CMD_NONE = $00;
  1264. SINGLE_CMD_UPDATE = $04;
  1265. SINGLE_CMD_RESTART = $08;
  1266. SINGLE_CMD_RESET = $0C;
  1267. // Direction
  1268. DIRbm = $01;
  1269. // Lock Update
  1270. LUPDbm = $02;
  1271. // Compare 0 Buffer Valid
  1272. CMP0BVbm = $02;
  1273. // Compare 1 Buffer Valid
  1274. CMP1BVbm = $04;
  1275. // Compare 2 Buffer Valid
  1276. CMP2BVbm = $08;
  1277. // Period Buffer Valid
  1278. PERBVbm = $01;
  1279. // Debug Run
  1280. DBGRUNbm = $01;
  1281. // Count on Event Input
  1282. CNTEIbm = $01;
  1283. // TCA_SINGLE_EVACT
  1284. SINGLE_EVACTmask = $06;
  1285. SINGLE_EVACT_POSEDGE = $00;
  1286. SINGLE_EVACT_ANYEDGE = $02;
  1287. SINGLE_EVACT_HIGHLVL = $04;
  1288. SINGLE_EVACT_UPDOWN = $06;
  1289. // Compare 0 Interrupt
  1290. CMP0bm = $10;
  1291. // Compare 1 Interrupt
  1292. CMP1bm = $20;
  1293. // Compare 2 Interrupt
  1294. CMP2bm = $40;
  1295. // Overflow Interrupt
  1296. OVFbm = $01;
  1297. end;
  1298. TTCA_SPLIT = object //16-bit Timer/Counter Type A - Split Mode
  1299. CTRLA: byte; //Control A
  1300. CTRLB: byte; //Control B
  1301. CTRLC: byte; //Control C
  1302. CTRLD: byte; //Control D
  1303. CTRLECLR: byte; //Control E Clear
  1304. CTRLESET: byte; //Control E Set
  1305. Reserved6: byte;
  1306. Reserved7: byte;
  1307. Reserved8: byte;
  1308. Reserved9: byte;
  1309. INTCTRL: byte; //Interrupt Control
  1310. INTFLAGS: byte; //Interrupt Flags
  1311. Reserved12: byte;
  1312. Reserved13: byte;
  1313. DBGCTRL: byte; //Degbug Control
  1314. Reserved15: byte;
  1315. Reserved16: byte;
  1316. Reserved17: byte;
  1317. Reserved18: byte;
  1318. Reserved19: byte;
  1319. Reserved20: byte;
  1320. Reserved21: byte;
  1321. Reserved22: byte;
  1322. Reserved23: byte;
  1323. Reserved24: byte;
  1324. Reserved25: byte;
  1325. Reserved26: byte;
  1326. Reserved27: byte;
  1327. Reserved28: byte;
  1328. Reserved29: byte;
  1329. Reserved30: byte;
  1330. Reserved31: byte;
  1331. LCNT: byte; //Low Count
  1332. HCNT: byte; //High Count
  1333. Reserved34: byte;
  1334. Reserved35: byte;
  1335. Reserved36: byte;
  1336. Reserved37: byte;
  1337. LPER: byte; //Low Period
  1338. HPER: byte; //High Period
  1339. LCMP0: byte; //Low Compare
  1340. HCMP0: byte; //High Compare
  1341. LCMP1: byte; //Low Compare
  1342. HCMP1: byte; //High Compare
  1343. LCMP2: byte; //Low Compare
  1344. HCMP2: byte; //High Compare
  1345. const
  1346. // TCA_SPLIT_CLKSEL
  1347. SPLIT_CLKSELmask = $0E;
  1348. SPLIT_CLKSEL_DIV1 = $00;
  1349. SPLIT_CLKSEL_DIV2 = $02;
  1350. SPLIT_CLKSEL_DIV4 = $04;
  1351. SPLIT_CLKSEL_DIV8 = $06;
  1352. SPLIT_CLKSEL_DIV16 = $08;
  1353. SPLIT_CLKSEL_DIV64 = $0A;
  1354. SPLIT_CLKSEL_DIV256 = $0C;
  1355. SPLIT_CLKSEL_DIV1024 = $0E;
  1356. // Module Enable
  1357. ENABLEbm = $01;
  1358. // High Compare 0 Enable
  1359. HCMP0ENbm = $10;
  1360. // High Compare 1 Enable
  1361. HCMP1ENbm = $20;
  1362. // High Compare 2 Enable
  1363. HCMP2ENbm = $40;
  1364. // Low Compare 0 Enable
  1365. LCMP0ENbm = $01;
  1366. // Low Compare 1 Enable
  1367. LCMP1ENbm = $02;
  1368. // Low Compare 2 Enable
  1369. LCMP2ENbm = $04;
  1370. // High Compare 0 Output Value
  1371. HCMP0OVbm = $10;
  1372. // High Compare 1 Output Value
  1373. HCMP1OVbm = $20;
  1374. // High Compare 2 Output Value
  1375. HCMP2OVbm = $40;
  1376. // Low Compare 0 Output Value
  1377. LCMP0OVbm = $01;
  1378. // Low Compare 1 Output Value
  1379. LCMP1OVbm = $02;
  1380. // Low Compare 2 Output Value
  1381. LCMP2OVbm = $04;
  1382. // Split Mode Enable
  1383. SPLITMbm = $01;
  1384. // TCA_SPLIT_CMD
  1385. SPLIT_CMDmask = $0C;
  1386. SPLIT_CMD_NONE = $00;
  1387. SPLIT_CMD_UPDATE = $04;
  1388. SPLIT_CMD_RESTART = $08;
  1389. SPLIT_CMD_RESET = $0C;
  1390. // Debug Run
  1391. DBGRUNbm = $01;
  1392. // High Underflow Interrupt Enable
  1393. HUNFbm = $02;
  1394. // Low Compare 0 Interrupt Enable
  1395. LCMP0bm = $10;
  1396. // Low Compare 1 Interrupt Enable
  1397. LCMP1bm = $20;
  1398. // Low Compare 2 Interrupt Enable
  1399. LCMP2bm = $40;
  1400. // Low Underflow Interrupt Enable
  1401. LUNFbm = $01;
  1402. end;
  1403. TTCA = record //16-bit Timer/Counter Type A
  1404. case byte of
  1405. 0: (SINGLE: TTCA_SINGLE);
  1406. 1: (SPLIT: TTCA_SPLIT);
  1407. end;
  1408. TTCB = object //16-bit Timer Type B
  1409. CTRLA: byte; //Control A
  1410. CTRLB: byte; //Control Register B
  1411. Reserved2: byte;
  1412. Reserved3: byte;
  1413. EVCTRL: byte; //Event Control
  1414. INTCTRL: byte; //Interrupt Control
  1415. INTFLAGS: byte; //Interrupt Flags
  1416. STATUS: byte; //Status
  1417. DBGCTRL: byte; //Debug Control
  1418. TEMP: byte; //Temporary Value
  1419. CNT: word; //Count
  1420. CCMP: word; //Compare or Capture
  1421. const
  1422. // TCB_CLKSEL
  1423. CLKSELmask = $06;
  1424. CLKSEL_CLKDIV1 = $00;
  1425. CLKSEL_CLKDIV2 = $02;
  1426. CLKSEL_CLKTCA = $04;
  1427. // Enable
  1428. ENABLEbm = $01;
  1429. // Run Standby
  1430. RUNSTDBYbm = $40;
  1431. // Synchronize Update
  1432. SYNCUPDbm = $10;
  1433. // Asynchronous Enable
  1434. ASYNCbm = $40;
  1435. // Pin Output Enable
  1436. CCMPENbm = $10;
  1437. // Pin Initial State
  1438. CCMPINITbm = $20;
  1439. // TCB_CNTMODE
  1440. CNTMODEmask = $07;
  1441. CNTMODE_INT = $00;
  1442. CNTMODE_TIMEOUT = $01;
  1443. CNTMODE_CAPT = $02;
  1444. CNTMODE_FRQ = $03;
  1445. CNTMODE_PW = $04;
  1446. CNTMODE_FRQPW = $05;
  1447. CNTMODE_SINGLE = $06;
  1448. CNTMODE_PWM8 = $07;
  1449. // Debug Run
  1450. DBGRUNbm = $01;
  1451. // Event Input Enable
  1452. CAPTEIbm = $01;
  1453. // Event Edge
  1454. EDGEbm = $10;
  1455. // Input Capture Noise Cancellation Filter
  1456. FILTERbm = $40;
  1457. // Capture or Timeout
  1458. CAPTbm = $01;
  1459. // Run
  1460. RUNbm = $01;
  1461. end;
  1462. TTWI = object //Two-Wire Interface
  1463. CTRLA: byte; //Control A
  1464. Reserved1: byte;
  1465. DBGCTRL: byte; //Debug Control Register
  1466. MCTRLA: byte; //Master Control A
  1467. MCTRLB: byte; //Master Control B
  1468. MSTATUS: byte; //Master Status
  1469. MBAUD: byte; //Master Baurd Rate Control
  1470. MADDR: byte; //Master Address
  1471. MDATA: byte; //Master Data
  1472. SCTRLA: byte; //Slave Control A
  1473. SCTRLB: byte; //Slave Control B
  1474. SSTATUS: byte; //Slave Status
  1475. SADDR: byte; //Slave Address
  1476. SDATA: byte; //Slave Data
  1477. SADDRMASK: byte; //Slave Address Mask
  1478. const
  1479. // FM Plus Enable
  1480. FMPENbm = $02;
  1481. // TWI_SDAHOLD
  1482. SDAHOLDmask = $0C;
  1483. SDAHOLD_OFF = $00;
  1484. SDAHOLD_50NS = $04;
  1485. SDAHOLD_300NS = $08;
  1486. SDAHOLD_500NS = $0C;
  1487. // TWI_SDASETUP
  1488. SDASETUPmask = $10;
  1489. SDASETUP_4CYC = $00;
  1490. SDASETUP_8CYC = $10;
  1491. // Debug Run
  1492. DBGRUNbm = $01;
  1493. // Enable TWI Master
  1494. ENABLEbm = $01;
  1495. // Quick Command Enable
  1496. QCENbm = $10;
  1497. // Read Interrupt Enable
  1498. RIENbm = $80;
  1499. // Smart Mode Enable
  1500. SMENbm = $02;
  1501. // TWI_TIMEOUT
  1502. TIMEOUTmask = $0C;
  1503. TIMEOUT_DISABLED = $00;
  1504. TIMEOUT_50US = $04;
  1505. TIMEOUT_100US = $08;
  1506. TIMEOUT_200US = $0C;
  1507. // Write Interrupt Enable
  1508. WIENbm = $40;
  1509. // TWI_ACKACT
  1510. ACKACTmask = $04;
  1511. ACKACT_ACK = $00;
  1512. ACKACT_NACK = $04;
  1513. // Flush
  1514. FLUSHbm = $08;
  1515. // TWI_MCMD
  1516. MCMDmask = $03;
  1517. MCMD_NOACT = $00;
  1518. MCMD_REPSTART = $01;
  1519. MCMD_RECVTRANS = $02;
  1520. MCMD_STOP = $03;
  1521. // Arbitration Lost
  1522. ARBLOSTbm = $08;
  1523. // Bus Error
  1524. BUSERRbm = $04;
  1525. // TWI_BUSSTATE
  1526. BUSSTATEmask = $03;
  1527. BUSSTATE_UNKNOWN = $00;
  1528. BUSSTATE_IDLE = $01;
  1529. BUSSTATE_OWNER = $02;
  1530. BUSSTATE_BUSY = $03;
  1531. // Clock Hold
  1532. CLKHOLDbm = $20;
  1533. // Read Interrupt Flag
  1534. RIFbm = $80;
  1535. // Received Acknowledge
  1536. RXACKbm = $10;
  1537. // Write Interrupt Flag
  1538. WIFbm = $40;
  1539. // Address Enable
  1540. ADDRENbm = $01;
  1541. // Address Mask
  1542. ADDRMASK0bm = $02;
  1543. ADDRMASK1bm = $04;
  1544. ADDRMASK2bm = $08;
  1545. ADDRMASK3bm = $10;
  1546. ADDRMASK4bm = $20;
  1547. ADDRMASK5bm = $40;
  1548. ADDRMASK6bm = $80;
  1549. // Address/Stop Interrupt Enable
  1550. APIENbm = $40;
  1551. // Data Interrupt Enable
  1552. DIENbm = $80;
  1553. // Stop Interrupt Enable
  1554. PIENbm = $20;
  1555. // Promiscuous Mode Enable
  1556. PMENbm = $04;
  1557. // TWI_SCMD
  1558. SCMDmask = $03;
  1559. SCMD_NOACT = $00;
  1560. SCMD_COMPTRANS = $02;
  1561. SCMD_RESPONSE = $03;
  1562. // TWI_AP
  1563. APmask = $01;
  1564. AP_STOP = $00;
  1565. AP_ADR = $01;
  1566. // Address/Stop Interrupt Flag
  1567. APIFbm = $40;
  1568. // Collision
  1569. COLLbm = $08;
  1570. // Data Interrupt Flag
  1571. DIFbm = $80;
  1572. // Read/Write Direction
  1573. DIRbm = $02;
  1574. end;
  1575. TUSART = object //Universal Synchronous and Asynchronous Receiver and Transmitter
  1576. RXDATAL: byte; //Receive Data Low Byte
  1577. RXDATAH: byte; //Receive Data High Byte
  1578. TXDATAL: byte; //Transmit Data Low Byte
  1579. TXDATAH: byte; //Transmit Data High Byte
  1580. STATUS: byte; //Status
  1581. CTRLA: byte; //Control A
  1582. CTRLB: byte; //Control B
  1583. CTRLC: byte; //Control C
  1584. BAUD: word; //Baud Rate
  1585. Reserved10: byte;
  1586. DBGCTRL: byte; //Debug Control
  1587. EVCTRL: byte; //Event Control
  1588. TXPLCTRL: byte; //IRCOM Transmitter Pulse Length Control
  1589. RXPLCTRL: byte; //IRCOM Receiver Pulse Length Control
  1590. const
  1591. // Auto-baud Error Interrupt Enable
  1592. ABEIEbm = $04;
  1593. // Data Register Empty Interrupt Enable
  1594. DREIEbm = $20;
  1595. // Loop-back Mode Enable
  1596. LBMEbm = $08;
  1597. // USART_RS485
  1598. RS485mask = $03;
  1599. RS485_OFF = $00;
  1600. RS485_EXT = $01;
  1601. RS485_INT = $02;
  1602. // Receive Complete Interrupt Enable
  1603. RXCIEbm = $80;
  1604. // Receiver Start Frame Interrupt Enable
  1605. RXSIEbm = $10;
  1606. // Transmit Complete Interrupt Enable
  1607. TXCIEbm = $40;
  1608. // Multi-processor Communication Mode
  1609. MPCMbm = $01;
  1610. // Open Drain Mode Enable
  1611. ODMEbm = $08;
  1612. // Reciever enable
  1613. RXENbm = $80;
  1614. // USART_RXMODE
  1615. RXMODEmask = $06;
  1616. RXMODE_NORMAL = $00;
  1617. RXMODE_CLK2X = $02;
  1618. RXMODE_GENAUTO = $04;
  1619. RXMODE_LINAUTO = $06;
  1620. // Start Frame Detection Enable
  1621. SFDENbm = $10;
  1622. // Transmitter Enable
  1623. TXENbm = $40;
  1624. // USART_MSPI_CMODE
  1625. MSPI_CMODEmask = $C0;
  1626. MSPI_CMODE_ASYNCHRONOUS = $00;
  1627. MSPI_CMODE_SYNCHRONOUS = $40;
  1628. MSPI_CMODE_IRCOM = $80;
  1629. MSPI_CMODE_MSPI = $C0;
  1630. // SPI Master Mode, Clock Phase
  1631. UCPHAbm = $02;
  1632. // SPI Master Mode, Data Order
  1633. UDORDbm = $04;
  1634. // USART_NORMAL_CHSIZE
  1635. NORMAL_CHSIZEmask = $07;
  1636. NORMAL_CHSIZE_5BIT = $00;
  1637. NORMAL_CHSIZE_6BIT = $01;
  1638. NORMAL_CHSIZE_7BIT = $02;
  1639. NORMAL_CHSIZE_8BIT = $03;
  1640. NORMAL_CHSIZE_9BITL = $06;
  1641. NORMAL_CHSIZE_9BITH = $07;
  1642. // USART_NORMAL_CMODE
  1643. NORMAL_CMODEmask = $C0;
  1644. NORMAL_CMODE_ASYNCHRONOUS = $00;
  1645. NORMAL_CMODE_SYNCHRONOUS = $40;
  1646. NORMAL_CMODE_IRCOM = $80;
  1647. NORMAL_CMODE_MSPI = $C0;
  1648. // USART_NORMAL_PMODE
  1649. NORMAL_PMODEmask = $30;
  1650. NORMAL_PMODE_DISABLED = $00;
  1651. NORMAL_PMODE_EVEN = $20;
  1652. NORMAL_PMODE_ODD = $30;
  1653. // USART_NORMAL_SBMODE
  1654. NORMAL_SBMODEmask = $08;
  1655. NORMAL_SBMODE_1BIT = $00;
  1656. NORMAL_SBMODE_2BIT = $08;
  1657. // Autobaud majority voter bypass
  1658. ABMBPbm = $80;
  1659. // Debug Run
  1660. DBGRUNbm = $01;
  1661. // IrDA Event Input Enable
  1662. IREIbm = $01;
  1663. // Buffer Overflow
  1664. BUFOVFbm = $40;
  1665. // Receiver Data Register
  1666. DATA8bm = $01;
  1667. // Frame Error
  1668. FERRbm = $04;
  1669. // Parity Error
  1670. PERRbm = $02;
  1671. // Receive Complete Interrupt Flag
  1672. RXCIFbm = $80;
  1673. // RX Data
  1674. DATA0bm = $01;
  1675. DATA1bm = $02;
  1676. DATA2bm = $04;
  1677. DATA3bm = $08;
  1678. DATA4bm = $10;
  1679. DATA5bm = $20;
  1680. DATA6bm = $40;
  1681. DATA7bm = $80;
  1682. // Receiver Pulse Lenght
  1683. RXPL0bm = $01;
  1684. RXPL1bm = $02;
  1685. RXPL2bm = $04;
  1686. RXPL3bm = $08;
  1687. RXPL4bm = $10;
  1688. RXPL5bm = $20;
  1689. RXPL6bm = $40;
  1690. // Break Detected Flag
  1691. BDFbm = $02;
  1692. // Data Register Empty Flag
  1693. DREIFbm = $20;
  1694. // Inconsistent Sync Field Interrupt Flag
  1695. ISFIFbm = $08;
  1696. // Receive Start Interrupt
  1697. RXSIFbm = $10;
  1698. // Transmit Interrupt Flag
  1699. TXCIFbm = $40;
  1700. // Wait For Break
  1701. WFBbm = $01;
  1702. // Transmit pulse length
  1703. TXPL0bm = $01;
  1704. TXPL1bm = $02;
  1705. TXPL2bm = $04;
  1706. TXPL3bm = $08;
  1707. TXPL4bm = $10;
  1708. TXPL5bm = $20;
  1709. TXPL6bm = $40;
  1710. TXPL7bm = $80;
  1711. end;
  1712. TUSERROW = object //User Row
  1713. USERROW0: byte; //User Row Byte 0
  1714. USERROW1: byte; //User Row Byte 1
  1715. USERROW2: byte; //User Row Byte 2
  1716. USERROW3: byte; //User Row Byte 3
  1717. USERROW4: byte; //User Row Byte 4
  1718. USERROW5: byte; //User Row Byte 5
  1719. USERROW6: byte; //User Row Byte 6
  1720. USERROW7: byte; //User Row Byte 7
  1721. USERROW8: byte; //User Row Byte 8
  1722. USERROW9: byte; //User Row Byte 9
  1723. USERROW10: byte; //User Row Byte 10
  1724. USERROW11: byte; //User Row Byte 11
  1725. USERROW12: byte; //User Row Byte 12
  1726. USERROW13: byte; //User Row Byte 13
  1727. USERROW14: byte; //User Row Byte 14
  1728. USERROW15: byte; //User Row Byte 15
  1729. USERROW16: byte; //User Row Byte 16
  1730. USERROW17: byte; //User Row Byte 17
  1731. USERROW18: byte; //User Row Byte 18
  1732. USERROW19: byte; //User Row Byte 19
  1733. USERROW20: byte; //User Row Byte 20
  1734. USERROW21: byte; //User Row Byte 21
  1735. USERROW22: byte; //User Row Byte 22
  1736. USERROW23: byte; //User Row Byte 23
  1737. USERROW24: byte; //User Row Byte 24
  1738. USERROW25: byte; //User Row Byte 25
  1739. USERROW26: byte; //User Row Byte 26
  1740. USERROW27: byte; //User Row Byte 27
  1741. USERROW28: byte; //User Row Byte 28
  1742. USERROW29: byte; //User Row Byte 29
  1743. USERROW30: byte; //User Row Byte 30
  1744. USERROW31: byte; //User Row Byte 31
  1745. end;
  1746. TVPORT = object //Virtual Ports
  1747. DIR: byte; //Data Direction
  1748. OUT_: byte; //Output Value
  1749. IN_: byte; //Input Value
  1750. INTFLAGS: byte; //Interrupt Flags
  1751. const
  1752. // Pin Interrupt
  1753. INT0bm = $01;
  1754. INT1bm = $02;
  1755. INT2bm = $04;
  1756. INT3bm = $08;
  1757. INT4bm = $10;
  1758. INT5bm = $20;
  1759. INT6bm = $40;
  1760. INT7bm = $80;
  1761. end;
  1762. TVREF = object //Voltage reference
  1763. CTRLA: byte; //Control A
  1764. CTRLB: byte; //Control B
  1765. const
  1766. // VREF_ADC0REFSEL
  1767. ADC0REFSELmask = $70;
  1768. ADC0REFSEL_0V55 = $00;
  1769. ADC0REFSEL_1V1 = $10;
  1770. ADC0REFSEL_2V5 = $20;
  1771. ADC0REFSEL_4V34 = $30;
  1772. ADC0REFSEL_1V5 = $40;
  1773. // VREF_DAC0REFSEL
  1774. DAC0REFSELmask = $07;
  1775. DAC0REFSEL_0V55 = $00;
  1776. DAC0REFSEL_1V1 = $01;
  1777. DAC0REFSEL_2V5 = $02;
  1778. DAC0REFSEL_4V34 = $03;
  1779. DAC0REFSEL_1V5 = $04;
  1780. // ADC0 reference enable
  1781. ADC0REFENbm = $02;
  1782. // DAC0/AC0 reference enable
  1783. DAC0REFENbm = $01;
  1784. end;
  1785. TWDT = object //Watch-Dog Timer
  1786. CTRLA: byte; //Control A
  1787. STATUS: byte; //Status
  1788. const
  1789. // WDT_PERIOD
  1790. PERIODmask = $0F;
  1791. PERIOD_OFF = $00;
  1792. PERIOD_8CLK = $01;
  1793. PERIOD_16CLK = $02;
  1794. PERIOD_32CLK = $03;
  1795. PERIOD_64CLK = $04;
  1796. PERIOD_128CLK = $05;
  1797. PERIOD_256CLK = $06;
  1798. PERIOD_512CLK = $07;
  1799. PERIOD_1KCLK = $08;
  1800. PERIOD_2KCLK = $09;
  1801. PERIOD_4KCLK = $0A;
  1802. PERIOD_8KCLK = $0B;
  1803. // WDT_WINDOW
  1804. WINDOWmask = $F0;
  1805. WINDOW_OFF = $00;
  1806. WINDOW_8CLK = $10;
  1807. WINDOW_16CLK = $20;
  1808. WINDOW_32CLK = $30;
  1809. WINDOW_64CLK = $40;
  1810. WINDOW_128CLK = $50;
  1811. WINDOW_256CLK = $60;
  1812. WINDOW_512CLK = $70;
  1813. WINDOW_1KCLK = $80;
  1814. WINDOW_2KCLK = $90;
  1815. WINDOW_4KCLK = $A0;
  1816. WINDOW_8KCLK = $B0;
  1817. // Lock enable
  1818. LOCKbm = $80;
  1819. // Syncronization busy
  1820. SYNCBUSYbm = $01;
  1821. end;
  1822. const
  1823. Pin0idx = 0; Pin0bm = 1;
  1824. Pin1idx = 1; Pin1bm = 2;
  1825. Pin2idx = 2; Pin2bm = 4;
  1826. Pin3idx = 3; Pin3bm = 8;
  1827. Pin4idx = 4; Pin4bm = 16;
  1828. Pin5idx = 5; Pin5bm = 32;
  1829. Pin6idx = 6; Pin6bm = 64;
  1830. Pin7idx = 7; Pin7bm = 128;
  1831. var
  1832. VPORTA: TVPORT absolute $0000;
  1833. VPORTB: TVPORT absolute $0004;
  1834. VPORTC: TVPORT absolute $0008;
  1835. GPIO: TGPIO absolute $001C;
  1836. CPU: TCPU absolute $0030;
  1837. RSTCTRL: TRSTCTRL absolute $0040;
  1838. SLPCTRL: TSLPCTRL absolute $0050;
  1839. CLKCTRL: TCLKCTRL absolute $0060;
  1840. BOD: TBOD absolute $0080;
  1841. VREF: TVREF absolute $00A0;
  1842. WDT: TWDT absolute $0100;
  1843. CPUINT: TCPUINT absolute $0110;
  1844. CRCSCAN: TCRCSCAN absolute $0120;
  1845. RTC: TRTC absolute $0140;
  1846. EVSYS: TEVSYS absolute $0180;
  1847. CCL: TCCL absolute $01C0;
  1848. PORTMUX: TPORTMUX absolute $0200;
  1849. PORTA: TPORT absolute $0400;
  1850. PORTB: TPORT absolute $0420;
  1851. PORTC: TPORT absolute $0440;
  1852. ADC0: TADC absolute $0600;
  1853. AC0: TAC absolute $0670;
  1854. USART0: TUSART absolute $0800;
  1855. TWI0: TTWI absolute $0810;
  1856. SPI0: TSPI absolute $0820;
  1857. TCA0: TTCA absolute $0A00;
  1858. TCB0: TTCB absolute $0A40;
  1859. SYSCFG: TSYSCFG absolute $0F00;
  1860. NVMCTRL: TNVMCTRL absolute $1000;
  1861. SIGROW: TSIGROW absolute $1100;
  1862. FUSE: TFUSE absolute $1280;
  1863. LOCKBIT: TLOCKBIT absolute $128A;
  1864. USERROW: TUSERROW absolute $1300;
  1865. implementation
  1866. {$define RELBRANCHES}
  1867. {$i avrcommon.inc}
  1868. procedure CRCSCAN_NMI_ISR; external name 'CRCSCAN_NMI_ISR'; // Interrupt 1
  1869. procedure BOD_VLM_ISR; external name 'BOD_VLM_ISR'; // Interrupt 2
  1870. procedure PORTA_PORT_ISR; external name 'PORTA_PORT_ISR'; // Interrupt 3
  1871. procedure PORTB_PORT_ISR; external name 'PORTB_PORT_ISR'; // Interrupt 4
  1872. procedure PORTC_PORT_ISR; external name 'PORTC_PORT_ISR'; // Interrupt 5
  1873. procedure RTC_CNT_ISR; external name 'RTC_CNT_ISR'; // Interrupt 6
  1874. procedure RTC_PIT_ISR; external name 'RTC_PIT_ISR'; // Interrupt 7
  1875. procedure TCA0_LUNF_ISR; external name 'TCA0_LUNF_ISR'; // Interrupt 8
  1876. //procedure TCA0_OVF_ISR; external name 'TCA0_OVF_ISR'; // Interrupt 8
  1877. procedure TCA0_HUNF_ISR; external name 'TCA0_HUNF_ISR'; // Interrupt 9
  1878. procedure TCA0_LCMP0_ISR; external name 'TCA0_LCMP0_ISR'; // Interrupt 10
  1879. //procedure TCA0_CMP0_ISR; external name 'TCA0_CMP0_ISR'; // Interrupt 10
  1880. procedure TCA0_CMP1_ISR; external name 'TCA0_CMP1_ISR'; // Interrupt 11
  1881. //procedure TCA0_LCMP1_ISR; external name 'TCA0_LCMP1_ISR'; // Interrupt 11
  1882. procedure TCA0_CMP2_ISR; external name 'TCA0_CMP2_ISR'; // Interrupt 12
  1883. //procedure TCA0_LCMP2_ISR; external name 'TCA0_LCMP2_ISR'; // Interrupt 12
  1884. procedure TCB0_INT_ISR; external name 'TCB0_INT_ISR'; // Interrupt 13
  1885. procedure AC0_AC_ISR; external name 'AC0_AC_ISR'; // Interrupt 16
  1886. procedure ADC0_RESRDY_ISR; external name 'ADC0_RESRDY_ISR'; // Interrupt 17
  1887. procedure ADC0_WCOMP_ISR; external name 'ADC0_WCOMP_ISR'; // Interrupt 18
  1888. procedure TWI0_TWIS_ISR; external name 'TWI0_TWIS_ISR'; // Interrupt 19
  1889. procedure TWI0_TWIM_ISR; external name 'TWI0_TWIM_ISR'; // Interrupt 20
  1890. procedure SPI0_INT_ISR; external name 'SPI0_INT_ISR'; // Interrupt 21
  1891. procedure USART0_RXC_ISR; external name 'USART0_RXC_ISR'; // Interrupt 22
  1892. procedure USART0_DRE_ISR; external name 'USART0_DRE_ISR'; // Interrupt 23
  1893. procedure USART0_TXC_ISR; external name 'USART0_TXC_ISR'; // Interrupt 24
  1894. procedure NVMCTRL_EE_ISR; external name 'NVMCTRL_EE_ISR'; // Interrupt 25
  1895. procedure _FPC_start; assembler; nostackframe;
  1896. label
  1897. _start;
  1898. asm
  1899. .init
  1900. .globl _start
  1901. rjmp _start
  1902. rjmp CRCSCAN_NMI_ISR
  1903. rjmp BOD_VLM_ISR
  1904. rjmp PORTA_PORT_ISR
  1905. rjmp PORTB_PORT_ISR
  1906. rjmp PORTC_PORT_ISR
  1907. rjmp RTC_CNT_ISR
  1908. rjmp RTC_PIT_ISR
  1909. rjmp TCA0_LUNF_ISR
  1910. // rjmp TCA0_OVF_ISR
  1911. rjmp TCA0_HUNF_ISR
  1912. rjmp TCA0_LCMP0_ISR
  1913. // rjmp TCA0_CMP0_ISR
  1914. rjmp TCA0_CMP1_ISR
  1915. // rjmp TCA0_LCMP1_ISR
  1916. rjmp TCA0_CMP2_ISR
  1917. // rjmp TCA0_LCMP2_ISR
  1918. rjmp TCB0_INT_ISR
  1919. rjmp AC0_AC_ISR
  1920. rjmp ADC0_RESRDY_ISR
  1921. rjmp ADC0_WCOMP_ISR
  1922. rjmp TWI0_TWIS_ISR
  1923. rjmp TWI0_TWIM_ISR
  1924. rjmp SPI0_INT_ISR
  1925. rjmp USART0_RXC_ISR
  1926. rjmp USART0_DRE_ISR
  1927. rjmp USART0_TXC_ISR
  1928. rjmp NVMCTRL_EE_ISR
  1929. {$i start.inc}
  1930. .weak CRCSCAN_NMI_ISR
  1931. .weak BOD_VLM_ISR
  1932. .weak PORTA_PORT_ISR
  1933. .weak PORTB_PORT_ISR
  1934. .weak PORTC_PORT_ISR
  1935. .weak RTC_CNT_ISR
  1936. .weak RTC_PIT_ISR
  1937. .weak TCA0_LUNF_ISR
  1938. // .weak TCA0_OVF_ISR
  1939. .weak TCA0_HUNF_ISR
  1940. .weak TCA0_LCMP0_ISR
  1941. // .weak TCA0_CMP0_ISR
  1942. .weak TCA0_CMP1_ISR
  1943. // .weak TCA0_LCMP1_ISR
  1944. .weak TCA0_CMP2_ISR
  1945. // .weak TCA0_LCMP2_ISR
  1946. .weak TCB0_INT_ISR
  1947. .weak AC0_AC_ISR
  1948. .weak ADC0_RESRDY_ISR
  1949. .weak ADC0_WCOMP_ISR
  1950. .weak TWI0_TWIS_ISR
  1951. .weak TWI0_TWIM_ISR
  1952. .weak SPI0_INT_ISR
  1953. .weak USART0_RXC_ISR
  1954. .weak USART0_DRE_ISR
  1955. .weak USART0_TXC_ISR
  1956. .weak NVMCTRL_EE_ISR
  1957. .set CRCSCAN_NMI_ISR, Default_IRQ_handler
  1958. .set BOD_VLM_ISR, Default_IRQ_handler
  1959. .set PORTA_PORT_ISR, Default_IRQ_handler
  1960. .set PORTB_PORT_ISR, Default_IRQ_handler
  1961. .set PORTC_PORT_ISR, Default_IRQ_handler
  1962. .set RTC_CNT_ISR, Default_IRQ_handler
  1963. .set RTC_PIT_ISR, Default_IRQ_handler
  1964. .set TCA0_LUNF_ISR, Default_IRQ_handler
  1965. // .set TCA0_OVF_ISR, Default_IRQ_handler
  1966. .set TCA0_HUNF_ISR, Default_IRQ_handler
  1967. .set TCA0_LCMP0_ISR, Default_IRQ_handler
  1968. // .set TCA0_CMP0_ISR, Default_IRQ_handler
  1969. .set TCA0_CMP1_ISR, Default_IRQ_handler
  1970. // .set TCA0_LCMP1_ISR, Default_IRQ_handler
  1971. .set TCA0_CMP2_ISR, Default_IRQ_handler
  1972. // .set TCA0_LCMP2_ISR, Default_IRQ_handler
  1973. .set TCB0_INT_ISR, Default_IRQ_handler
  1974. .set AC0_AC_ISR, Default_IRQ_handler
  1975. .set ADC0_RESRDY_ISR, Default_IRQ_handler
  1976. .set ADC0_WCOMP_ISR, Default_IRQ_handler
  1977. .set TWI0_TWIS_ISR, Default_IRQ_handler
  1978. .set TWI0_TWIM_ISR, Default_IRQ_handler
  1979. .set SPI0_INT_ISR, Default_IRQ_handler
  1980. .set USART0_RXC_ISR, Default_IRQ_handler
  1981. .set USART0_DRE_ISR, Default_IRQ_handler
  1982. .set USART0_TXC_ISR, Default_IRQ_handler
  1983. .set NVMCTRL_EE_ISR, Default_IRQ_handler
  1984. end;
  1985. end.