ncgmem.pas 43 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005
  1. {
  2. Copyright (c) 1998-2002 by Florian Klaempfl
  3. Generate assembler for memory related nodes which are
  4. the same for all (most?) processors
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the Free Software
  15. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  16. ****************************************************************************
  17. }
  18. unit ncgmem;
  19. {$i fpcdefs.inc}
  20. interface
  21. uses
  22. globtype,cgbase,cpuinfo,cpubase,
  23. node,nmem;
  24. type
  25. tcgloadvmtaddrnode = class(tloadvmtaddrnode)
  26. procedure pass_generate_code;override;
  27. end;
  28. tcgloadparentfpnode = class(tloadparentfpnode)
  29. procedure pass_generate_code;override;
  30. end;
  31. tcgaddrnode = class(taddrnode)
  32. procedure pass_generate_code;override;
  33. end;
  34. tcgderefnode = class(tderefnode)
  35. procedure pass_generate_code;override;
  36. end;
  37. tcgsubscriptnode = class(tsubscriptnode)
  38. procedure pass_generate_code;override;
  39. end;
  40. tcgwithnode = class(twithnode)
  41. procedure pass_generate_code;override;
  42. end;
  43. tcgvecnode = class(tvecnode)
  44. function get_mul_size : aint;
  45. private
  46. procedure rangecheck_array;
  47. procedure rangecheck_string;
  48. protected
  49. {# This routine is used to calculate the address of the reference.
  50. On entry reg contains the index in the array,
  51. and l contains the size of each element in the array.
  52. This routine should update location.reference correctly,
  53. so it points to the correct address.
  54. }
  55. procedure update_reference_reg_mul(maybe_const_reg:tregister;l:aint);virtual;
  56. procedure update_reference_reg_packed(maybe_const_reg:tregister;l:aint);virtual;
  57. procedure second_wideansistring;virtual;
  58. procedure second_dynamicarray;virtual;
  59. public
  60. procedure pass_generate_code;override;
  61. end;
  62. implementation
  63. uses
  64. systems,
  65. cutils,cclasses,verbose,globals,constexp,
  66. symconst,symdef,symsym,symtable,defutil,paramgr,
  67. aasmbase,aasmtai,aasmdata,
  68. procinfo,pass_2,parabase,
  69. pass_1,nld,ncon,nadd,nutils,
  70. cgutils,cgobj,
  71. tgobj,ncgutil,objcgutl
  72. ;
  73. {*****************************************************************************
  74. TCGLOADVMTADDRNODE
  75. *****************************************************************************}
  76. procedure tcgloadvmtaddrnode.pass_generate_code;
  77. var
  78. href : treference;
  79. pool : THashSet;
  80. entry : PHashSetItem;
  81. begin
  82. location_reset(location,LOC_REGISTER,OS_ADDR);
  83. if (left.nodetype=typen) then
  84. begin
  85. location.register:=cg.getaddressregister(current_asmdata.CurrAsmList);
  86. if not is_objcclass(left.resultdef) then
  87. begin
  88. reference_reset_symbol(href,
  89. current_asmdata.RefAsmSymbol(tobjectdef(tclassrefdef(resultdef).pointeddef).vmt_mangledname),0,
  90. sizeof(pint));
  91. cg.a_loadaddr_ref_reg(current_asmdata.CurrAsmList,href,location.register);
  92. end
  93. else
  94. begin
  95. pool:=current_asmdata.ConstPools[sp_objcclassnamerefs];
  96. entry:=pool.FindOrAdd(@tobjectdef(left.resultdef).objextname^[1],length(tobjectdef(left.resultdef).objextname^));
  97. if (target_info.system in systems_objc_nfabi) then
  98. begin
  99. { find/add necessary classref/classname pool entries }
  100. objcfinishclassrefnfpoolentry(entry,tobjectdef(left.resultdef));
  101. end
  102. else
  103. begin
  104. { find/add necessary classref/classname pool entries }
  105. objcfinishstringrefpoolentry(entry,sp_objcclassnames,sec_objc_cls_refs,sec_objc_class_names);
  106. end;
  107. reference_reset_symbol(href,tasmlabel(entry^.Data),0,sizeof(pint));
  108. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,href,location.register);
  109. end;
  110. end
  111. else
  112. begin
  113. { left contains self, load vmt from self }
  114. secondpass(left);
  115. gen_load_vmt_register(current_asmdata.CurrAsmList,tobjectdef(left.resultdef),left.location,location.register);
  116. end;
  117. end;
  118. {*****************************************************************************
  119. TCGLOADPARENTFPNODE
  120. *****************************************************************************}
  121. procedure tcgloadparentfpnode.pass_generate_code;
  122. var
  123. currpi : tprocinfo;
  124. hsym : tparavarsym;
  125. href : treference;
  126. begin
  127. if (current_procinfo.procdef.parast.symtablelevel=parentpd.parast.symtablelevel) then
  128. begin
  129. location_reset(location,LOC_REGISTER,OS_ADDR);
  130. location.register:=current_procinfo.framepointer;
  131. end
  132. else
  133. begin
  134. currpi:=current_procinfo;
  135. location_reset(location,LOC_REGISTER,OS_ADDR);
  136. location.register:=cg.getaddressregister(current_asmdata.CurrAsmList);
  137. { load framepointer of current proc }
  138. hsym:=tparavarsym(currpi.procdef.parast.Find('parentfp'));
  139. if not assigned(hsym) then
  140. internalerror(200309281);
  141. cg.a_load_loc_reg(current_asmdata.CurrAsmList,OS_ADDR,hsym.localloc,location.register);
  142. { walk parents }
  143. while (currpi.procdef.owner.symtablelevel>parentpd.parast.symtablelevel) do
  144. begin
  145. currpi:=currpi.parent;
  146. if not assigned(currpi) then
  147. internalerror(200311201);
  148. hsym:=tparavarsym(currpi.procdef.parast.Find('parentfp'));
  149. if not assigned(hsym) then
  150. internalerror(200309282);
  151. if hsym.localloc.loc<>LOC_REFERENCE then
  152. internalerror(200309283);
  153. reference_reset_base(href,location.register,hsym.localloc.reference.offset,sizeof(pint));
  154. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,href,location.register);
  155. end;
  156. end;
  157. end;
  158. {*****************************************************************************
  159. TCGADDRNODE
  160. *****************************************************************************}
  161. procedure tcgaddrnode.pass_generate_code;
  162. begin
  163. secondpass(left);
  164. location_reset(location,LOC_REGISTER,OS_ADDR);
  165. location.register:=cg.getaddressregister(current_asmdata.CurrAsmList);
  166. if not(left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
  167. { on x86_64-win64, array of chars can be returned in registers, however,
  168. when passing these arrays to other functions, the compiler wants to take
  169. the address of the array so when the addrnode has been created internally,
  170. we have to force the data into memory, see also tw14388.pp
  171. }
  172. if nf_internal in flags then
  173. location_force_mem(current_asmdata.CurrAsmList,left.location)
  174. else
  175. internalerror(2006111510);
  176. cg.a_loadaddr_ref_reg(current_asmdata.CurrAsmList,left.location.reference,location.register);
  177. end;
  178. {*****************************************************************************
  179. TCGDEREFNODE
  180. *****************************************************************************}
  181. procedure tcgderefnode.pass_generate_code;
  182. var
  183. paraloc1 : tcgpara;
  184. begin
  185. secondpass(left);
  186. { assume natural alignment, except for packed records }
  187. if not(resultdef.typ in [recorddef,objectdef]) or
  188. (tabstractrecordsymtable(tabstractrecorddef(resultdef).symtable).usefieldalignment<>1) then
  189. location_reset_ref(location,LOC_REFERENCE,def_cgsize(resultdef),resultdef.alignment)
  190. else
  191. location_reset_ref(location,LOC_REFERENCE,def_cgsize(resultdef),1);
  192. if not(left.location.loc in [LOC_CREGISTER,LOC_REGISTER,LOC_CREFERENCE,LOC_REFERENCE,LOC_CONSTANT]) then
  193. location_force_reg(current_asmdata.CurrAsmList,left.location,OS_ADDR,true);
  194. case left.location.loc of
  195. LOC_CREGISTER,
  196. LOC_REGISTER:
  197. begin
  198. maybechangeloadnodereg(current_asmdata.CurrAsmList,left,true);
  199. {$ifdef cpu_uses_separate_address_registers}
  200. if getregtype(left.location.register)<>R_ADDRESSREGISTER then
  201. begin
  202. location.reference.base := cg.getaddressregister(current_asmdata.CurrAsmList);
  203. cg.a_load_reg_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,left.location.register,
  204. location.reference.base);
  205. end
  206. else
  207. {$endif}
  208. location.reference.base := left.location.register;
  209. end;
  210. LOC_CREFERENCE,
  211. LOC_REFERENCE:
  212. begin
  213. location.reference.base:=cg.getaddressregister(current_asmdata.CurrAsmList);
  214. cg.a_load_loc_reg(current_asmdata.CurrAsmList,OS_ADDR,left.location,location.reference.base);
  215. end;
  216. LOC_CONSTANT:
  217. begin
  218. location.reference.offset:=left.location.value;
  219. end;
  220. else
  221. internalerror(200507031);
  222. end;
  223. if (cs_use_heaptrc in current_settings.globalswitches) and
  224. (cs_checkpointer in current_settings.localswitches) and
  225. not(cs_compilesystem in current_settings.moduleswitches) and
  226. not(tpointerdef(left.resultdef).is_far) and
  227. not(nf_no_checkpointer in flags) and
  228. { can be NR_NO in case of LOC_CONSTANT }
  229. (location.reference.base<>NR_NO) then
  230. begin
  231. paraloc1.init;
  232. paramanager.getintparaloc(pocall_default,1,paraloc1);
  233. cg.a_load_reg_cgpara(current_asmdata.CurrAsmList, OS_ADDR,location.reference.base,paraloc1);
  234. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc1);
  235. paraloc1.done;
  236. cg.allocallcpuregisters(current_asmdata.CurrAsmList);
  237. cg.a_call_name(current_asmdata.CurrAsmList,'FPC_CHECKPOINTER',false);
  238. cg.deallocallcpuregisters(current_asmdata.CurrAsmList);
  239. end;
  240. end;
  241. {*****************************************************************************
  242. TCGSUBSCRIPTNODE
  243. *****************************************************************************}
  244. procedure tcgsubscriptnode.pass_generate_code;
  245. var
  246. sym: tasmsymbol;
  247. paraloc1 : tcgpara;
  248. hreg : tregister;
  249. tmpref: treference;
  250. sref: tsubsetreference;
  251. begin
  252. secondpass(left);
  253. if codegenerror then
  254. exit;
  255. paraloc1.init;
  256. { several object types must be dereferenced implicitly }
  257. if is_implicit_pointer_object_type(left.resultdef) then
  258. begin
  259. if not is_managed_type(left.resultdef) then
  260. begin
  261. { the contents of a class are aligned to a sizeof(pointer) }
  262. location_reset_ref(location,LOC_REFERENCE,def_cgsize(resultdef),sizeof(pint));
  263. case left.location.loc of
  264. LOC_CREGISTER,
  265. LOC_REGISTER:
  266. begin
  267. {$ifdef cpu_uses_separate_address_registers}
  268. if getregtype(left.location.register)<>R_ADDRESSREGISTER then
  269. begin
  270. location.reference.base:=rg.getaddressregister(current_asmdata.CurrAsmList);
  271. cg.a_load_reg_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,
  272. left.location.register,location.reference.base);
  273. end
  274. else
  275. {$endif}
  276. location.reference.base := left.location.register;
  277. end;
  278. LOC_CREFERENCE,
  279. LOC_REFERENCE:
  280. begin
  281. location.reference.base:=cg.getaddressregister(current_asmdata.CurrAsmList);
  282. cg.a_load_loc_reg(current_asmdata.CurrAsmList,OS_ADDR,left.location,location.reference.base);
  283. end;
  284. LOC_CONSTANT:
  285. begin
  286. { can happen with @classtype(pointerconst).field }
  287. location.reference.offset:=left.location.value;
  288. end;
  289. else
  290. internalerror(2009092401);
  291. end;
  292. { implicit deferencing }
  293. if (cs_use_heaptrc in current_settings.globalswitches) and
  294. (cs_checkpointer in current_settings.localswitches) and
  295. not(cs_compilesystem in current_settings.moduleswitches) then
  296. begin
  297. paramanager.getintparaloc(pocall_default,1,paraloc1);
  298. cg.a_load_reg_cgpara(current_asmdata.CurrAsmList, OS_ADDR,location.reference.base,paraloc1);
  299. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc1);
  300. cg.allocallcpuregisters(current_asmdata.CurrAsmList);
  301. cg.a_call_name(current_asmdata.CurrAsmList,'FPC_CHECKPOINTER',false);
  302. cg.deallocallcpuregisters(current_asmdata.CurrAsmList);
  303. end;
  304. end
  305. else
  306. { reference-counted implicit pointer object types don't have
  307. fields -> cannot be subscripted (calls are handled via call
  308. nodes) }
  309. internalerror(2011011901);
  310. end
  311. else
  312. begin
  313. location_copy(location,left.location);
  314. { some abi's require that functions return (some) records in }
  315. { registers }
  316. case location.loc of
  317. LOC_REFERENCE,
  318. LOC_CREFERENCE:
  319. ;
  320. LOC_REGISTER,
  321. LOC_CREGISTER,
  322. LOC_MMREGISTER,
  323. LOC_FPUREGISTER:
  324. begin
  325. // in case the result is not something that can be put
  326. // into an integer register (e.g.
  327. // function_returning_record().non_regable_field, or
  328. // a function returning a value > sizeof(intreg))
  329. // -> force to memory
  330. if not tstoreddef(left.resultdef).is_intregable or
  331. not tstoreddef(resultdef).is_intregable or
  332. (location.loc in [LOC_MMREGISTER,LOC_FPUREGISTER]) then
  333. location_force_mem(current_asmdata.CurrAsmList,location)
  334. else
  335. begin
  336. if (left.location.loc = LOC_REGISTER) then
  337. location.loc := LOC_SUBSETREG
  338. else
  339. location.loc := LOC_CSUBSETREG;
  340. location.size:=def_cgsize(resultdef);
  341. location.sreg.subsetreg := left.location.register;
  342. location.sreg.subsetregsize := left.location.size;
  343. if not is_packed_record_or_object(left.resultdef) then
  344. begin
  345. if (target_info.endian = ENDIAN_BIG) then
  346. location.sreg.startbit := (tcgsize2size[location.sreg.subsetregsize] - tcgsize2size[location.size] - vs.fieldoffset) * 8
  347. else
  348. location.sreg.startbit := (vs.fieldoffset * 8);
  349. location.sreg.bitlen := tcgsize2size[location.size] * 8;
  350. end
  351. else
  352. begin
  353. location.sreg.bitlen := resultdef.packedbitsize;
  354. if (target_info.endian = ENDIAN_BIG) then
  355. location.sreg.startbit := (tcgsize2size[location.sreg.subsetregsize]*8 - location.sreg.bitlen) - vs.fieldoffset
  356. else
  357. location.sreg.startbit := vs.fieldoffset;
  358. end;
  359. end;
  360. end;
  361. LOC_SUBSETREG,
  362. LOC_CSUBSETREG:
  363. begin
  364. location.size:=def_cgsize(resultdef);
  365. if not is_packed_record_or_object(left.resultdef) then
  366. begin
  367. if (target_info.endian = ENDIAN_BIG) then
  368. inc(location.sreg.startbit, (left.resultdef.size - tcgsize2size[location.size] - vs.fieldoffset) * 8)
  369. else
  370. inc(location.sreg.startbit, vs.fieldoffset * 8);
  371. location.sreg.bitlen := tcgsize2size[location.size] * 8;
  372. end
  373. else
  374. begin
  375. location.sreg.bitlen := resultdef.packedbitsize;
  376. if (target_info.endian = ENDIAN_BIG) then
  377. inc(location.sreg.startbit, left.location.sreg.bitlen - location.sreg.bitlen - vs.fieldoffset)
  378. else
  379. inc(location.sreg.startbit, vs.fieldoffset);
  380. end;
  381. end;
  382. else
  383. internalerror(2006031901);
  384. end;
  385. end;
  386. if is_objc_class_or_protocol(left.resultdef) and
  387. (target_info.system in systems_objc_nfabi) then
  388. begin
  389. if (location.loc<>LOC_REFERENCE) or
  390. (location.reference.index<>NR_NO) then
  391. internalerror(2009092402);
  392. { the actual field offset is stored in memory (to solve the
  393. "fragile base class" problem: this way the layout of base
  394. classes can be changed without breaking programs compiled against
  395. earlier versions)
  396. }
  397. hreg:=cg.g_indirect_sym_load(current_asmdata.CurrAsmList,vs.mangledname,false);
  398. { TODO: clean up. g_indirect_sym_load cannot perform
  399. a plain load for targets that don't need an indirect load
  400. because it's also used in ncgld, but this is not very nice...
  401. }
  402. if (hreg=NR_NO) then
  403. begin
  404. sym:=current_asmdata.RefAsmSymbol(vs.mangledname);
  405. reference_reset_symbol(tmpref,sym,0,sizeof(pint));
  406. location.reference.index:=cg.getaddressregister(current_asmdata.CurrAsmList);
  407. end
  408. else
  409. begin
  410. reference_reset_base(tmpref,hreg,0,sizeof(pint));
  411. location.reference.index:=hreg;
  412. end;
  413. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,tmpref,location.reference.index);
  414. { always packrecords C -> natural alignment }
  415. location.reference.alignment:=vs.vardef.alignment;
  416. end
  417. else if (location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
  418. begin
  419. if not is_packed_record_or_object(left.resultdef) then
  420. begin
  421. inc(location.reference.offset,vs.fieldoffset);
  422. location.reference.alignment:=newalignment(location.reference.alignment,vs.fieldoffset);
  423. end
  424. else if (vs.fieldoffset mod 8 = 0) and
  425. (resultdef.packedbitsize mod 8 = 0) and
  426. { is different in case of e.g. packenum 2 and an enum }
  427. { which fits in 8 bits }
  428. (resultdef.size*8 = resultdef.packedbitsize) then
  429. begin
  430. inc(location.reference.offset,vs.fieldoffset div 8);
  431. location.reference.alignment:=newalignment(location.reference.alignment,vs.fieldoffset div 8);
  432. end
  433. else
  434. begin
  435. sref.ref:=location.reference;
  436. sref.ref.alignment:=1;
  437. sref.bitindexreg:=NR_NO;
  438. inc(sref.ref.offset,vs.fieldoffset div 8);
  439. sref.startbit:=vs.fieldoffset mod 8;
  440. sref.bitlen:=resultdef.packedbitsize;
  441. if (left.location.loc=LOC_REFERENCE) then
  442. location.loc:=LOC_SUBSETREF
  443. else
  444. location.loc:=LOC_CSUBSETREF;
  445. location.sref:=sref;
  446. end;
  447. { also update the size of the location }
  448. location.size:=def_cgsize(resultdef);
  449. end;
  450. paraloc1.done;
  451. end;
  452. {*****************************************************************************
  453. TCGWITHNODE
  454. *****************************************************************************}
  455. procedure tcgwithnode.pass_generate_code;
  456. begin
  457. location_reset(location,LOC_VOID,OS_NO);
  458. if assigned(left) then
  459. secondpass(left);
  460. end;
  461. {*****************************************************************************
  462. TCGVECNODE
  463. *****************************************************************************}
  464. function tcgvecnode.get_mul_size : aint;
  465. begin
  466. if nf_memindex in flags then
  467. get_mul_size:=1
  468. else
  469. begin
  470. if (left.resultdef.typ=arraydef) then
  471. if not is_packed_array(left.resultdef) then
  472. get_mul_size:=tarraydef(left.resultdef).elesize
  473. else
  474. get_mul_size:=tarraydef(left.resultdef).elepackedbitsize
  475. else
  476. get_mul_size:=resultdef.size;
  477. end
  478. end;
  479. { this routine must, like any other routine, not change the contents }
  480. { of base/index registers of references, as these may be regvars. }
  481. { The register allocator can coalesce one LOC_REGISTER being moved }
  482. { into another (as their live ranges won't overlap), but not a }
  483. { LOC_CREGISTER moved into a LOC_(C)REGISTER most of the time (as }
  484. { the live range of the LOC_CREGISTER will most likely overlap the }
  485. { the live range of the target LOC_(C)REGISTER) }
  486. { The passed register may be a LOC_CREGISTER as well. }
  487. procedure tcgvecnode.update_reference_reg_mul(maybe_const_reg:tregister;l:aint);
  488. var
  489. hreg: tregister;
  490. begin
  491. if l<>1 then
  492. begin
  493. hreg:=cg.getaddressregister(current_asmdata.CurrAsmList);
  494. cg.a_op_const_reg_reg(current_asmdata.CurrAsmList,OP_IMUL,OS_ADDR,l,maybe_const_reg,hreg);
  495. maybe_const_reg:=hreg;
  496. end;
  497. if location.reference.base=NR_NO then
  498. location.reference.base:=maybe_const_reg
  499. else if location.reference.index=NR_NO then
  500. location.reference.index:=maybe_const_reg
  501. else
  502. begin
  503. hreg:=cg.getaddressregister(current_asmdata.CurrAsmList);
  504. cg.a_loadaddr_ref_reg(current_asmdata.CurrAsmList,location.reference,hreg);
  505. reference_reset_base(location.reference,hreg,0,location.reference.alignment);
  506. { insert new index register }
  507. location.reference.index:=maybe_const_reg;
  508. end;
  509. { update alignment }
  510. if (location.reference.alignment=0) then
  511. internalerror(2009020704);
  512. location.reference.alignment:=newalignment(location.reference.alignment,l);
  513. end;
  514. { see remarks for tcgvecnode.update_reference_reg_mul above }
  515. procedure tcgvecnode.update_reference_reg_packed(maybe_const_reg:tregister;l:aint);
  516. var
  517. sref: tsubsetreference;
  518. offsetreg, hreg: tregister;
  519. alignpower: aint;
  520. temp : longint;
  521. begin
  522. { only orddefs are bitpacked. Even then we only need special code in }
  523. { case the bitpacked *byte size* is not a power of two, otherwise }
  524. { everything can be handled using the the regular array code. }
  525. if ((l mod 8) = 0) and
  526. (ispowerof2(l div 8,temp) or
  527. not is_ordinal(resultdef)
  528. {$ifndef cpu64bitalu}
  529. or is_64bitint(resultdef)
  530. {$endif not cpu64bitalu}
  531. ) then
  532. begin
  533. update_reference_reg_mul(maybe_const_reg,l div 8);
  534. exit;
  535. end;
  536. if (l > 8*sizeof(aint)) then
  537. internalerror(200608051);
  538. sref.ref := location.reference;
  539. hreg := cg.getaddressregister(current_asmdata.CurrAsmList);
  540. cg.a_op_const_reg_reg(current_asmdata.CurrAsmList,OP_SUB,OS_INT,tarraydef(left.resultdef).lowrange,maybe_const_reg,hreg);
  541. cg.a_op_const_reg(current_asmdata.CurrAsmList,OP_IMUL,OS_INT,l,hreg);
  542. { keep alignment for index }
  543. sref.ref.alignment := left.resultdef.alignment;
  544. if not ispowerof2(sref.ref.alignment,temp) then
  545. internalerror(2006081201);
  546. alignpower:=temp;
  547. offsetreg := cg.getaddressregister(current_asmdata.CurrAsmList);
  548. cg.a_op_const_reg_reg(current_asmdata.CurrAsmList,OP_SHR,OS_ADDR,3+alignpower,hreg,offsetreg);
  549. cg.a_op_const_reg(current_asmdata.CurrAsmList,OP_SHL,OS_ADDR,alignpower,offsetreg);
  550. if (sref.ref.base = NR_NO) then
  551. sref.ref.base := offsetreg
  552. else if (sref.ref.index = NR_NO) then
  553. sref.ref.index := offsetreg
  554. else
  555. begin
  556. cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_ADD,OS_ADDR,sref.ref.base,offsetreg);
  557. sref.ref.base := offsetreg;
  558. end;
  559. cg.a_op_const_reg(current_asmdata.CurrAsmList,OP_AND,OS_INT,(1 shl (3+alignpower))-1,hreg);
  560. sref.bitindexreg := hreg;
  561. sref.startbit := 0;
  562. sref.bitlen := resultdef.packedbitsize;
  563. if (left.location.loc = LOC_REFERENCE) then
  564. location.loc := LOC_SUBSETREF
  565. else
  566. location.loc := LOC_CSUBSETREF;
  567. location.sref := sref;
  568. end;
  569. procedure tcgvecnode.second_wideansistring;
  570. begin
  571. end;
  572. procedure tcgvecnode.second_dynamicarray;
  573. begin
  574. end;
  575. procedure tcgvecnode.rangecheck_array;
  576. var
  577. hightree : tnode;
  578. poslabel,
  579. neglabel : tasmlabel;
  580. hreg : tregister;
  581. paraloc1,paraloc2 : tcgpara;
  582. begin
  583. { omit range checking when this is an array access to a pointer which has been
  584. typecasted from an array }
  585. if (ado_isconvertedpointer in tarraydef(left.resultdef).arrayoptions) then
  586. exit;
  587. paraloc1.init;
  588. paraloc2.init;
  589. if is_open_array(left.resultdef) or
  590. is_array_of_const(left.resultdef) then
  591. begin
  592. { cdecl functions don't have high() so we can not check the range }
  593. { (can't use current_procdef, since it may be a nested procedure) }
  594. if not(tprocdef(tparasymtable(tparavarsym(tloadnode(left).symtableentry).owner).defowner).proccalloption in cdecl_pocalls) then
  595. begin
  596. { Get high value }
  597. hightree:=load_high_value_node(tparavarsym(tloadnode(left).symtableentry));
  598. { it must be available }
  599. if not assigned(hightree) then
  600. internalerror(200212201);
  601. firstpass(hightree);
  602. secondpass(hightree);
  603. { generate compares }
  604. if (right.location.loc in [LOC_REGISTER,LOC_CREGISTER]) then
  605. hreg:=cg.makeregsize(current_asmdata.CurrAsmList,right.location.register,OS_INT)
  606. else
  607. begin
  608. hreg:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
  609. cg.a_load_loc_reg(current_asmdata.CurrAsmList,OS_INT,right.location,hreg);
  610. end;
  611. current_asmdata.getjumplabel(neglabel);
  612. current_asmdata.getjumplabel(poslabel);
  613. cg.a_cmp_const_reg_label(current_asmdata.CurrAsmList,OS_INT,OC_LT,0,hreg,poslabel);
  614. cg.a_cmp_loc_reg_label(current_asmdata.CurrAsmList,OS_INT,OC_BE,hightree.location,hreg,neglabel);
  615. cg.a_label(current_asmdata.CurrAsmList,poslabel);
  616. cg.a_call_name(current_asmdata.CurrAsmList,'FPC_RANGEERROR',false);
  617. cg.a_label(current_asmdata.CurrAsmList,neglabel);
  618. { release hightree }
  619. hightree.free;
  620. end;
  621. end
  622. else
  623. if is_dynamic_array(left.resultdef) then
  624. begin
  625. paramanager.getintparaloc(pocall_default,1,paraloc1);
  626. paramanager.getintparaloc(pocall_default,2,paraloc2);
  627. cg.a_load_loc_cgpara(current_asmdata.CurrAsmList,right.location,paraloc2);
  628. cg.a_load_loc_cgpara(current_asmdata.CurrAsmList,left.location,paraloc1);
  629. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc1);
  630. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc2);
  631. cg.allocallcpuregisters(current_asmdata.CurrAsmList);
  632. cg.a_call_name(current_asmdata.CurrAsmList,'FPC_DYNARRAY_RANGECHECK',false);
  633. cg.deallocallcpuregisters(current_asmdata.CurrAsmList);
  634. end;
  635. { for regular arrays, we don't have to do anything because the index has been
  636. type converted to the index type, which already inserted a range check if
  637. necessary }
  638. paraloc1.done;
  639. paraloc2.done;
  640. end;
  641. procedure tcgvecnode.rangecheck_string;
  642. var
  643. paraloc1,
  644. paraloc2: tcgpara;
  645. begin
  646. paraloc1.init;
  647. paraloc2.init;
  648. case tstringdef(left.resultdef).stringtype of
  649. { it's the same for ansi- and wide strings }
  650. st_unicodestring,
  651. st_widestring,
  652. st_ansistring:
  653. begin
  654. paramanager.getintparaloc(pocall_default,1,paraloc1);
  655. paramanager.getintparaloc(pocall_default,2,paraloc2);
  656. cg.a_load_loc_cgpara(current_asmdata.CurrAsmList,left.location,paraloc1);
  657. cg.a_load_loc_cgpara(current_asmdata.CurrAsmList,right.location,paraloc2);
  658. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc1);
  659. paramanager.freecgpara(current_asmdata.CurrAsmList,paraloc2);
  660. cg.allocallcpuregisters(current_asmdata.CurrAsmList);
  661. cg.a_call_name(current_asmdata.CurrAsmList,'FPC_'+upper(tstringdef(left.resultdef).stringtypname)+'_RANGECHECK',false);
  662. cg.deallocallcpuregisters(current_asmdata.CurrAsmList);
  663. end;
  664. st_shortstring:
  665. begin
  666. {!!!!!!!!!!!!!!!!!}
  667. { if this one is implemented making use of the high parameter for openshortstrings, update ncgutils.do_get_used_regvars() too (JM) }
  668. end;
  669. st_longstring:
  670. begin
  671. {!!!!!!!!!!!!!!!!!}
  672. end;
  673. end;
  674. paraloc1.done;
  675. paraloc2.done;
  676. end;
  677. procedure tcgvecnode.pass_generate_code;
  678. var
  679. offsetdec,
  680. extraoffset : aint;
  681. t : tnode;
  682. otl,ofl : tasmlabel;
  683. newsize : tcgsize;
  684. mulsize,
  685. bytemulsize,
  686. alignpow : aint;
  687. isjump : boolean;
  688. paraloc1,
  689. paraloc2 : tcgpara;
  690. subsetref : tsubsetreference;
  691. temp : longint;
  692. begin
  693. paraloc1.init;
  694. paraloc2.init;
  695. mulsize:=get_mul_size;
  696. if not is_packed_array(left.resultdef) then
  697. bytemulsize:=mulsize
  698. else
  699. bytemulsize:=mulsize div 8;
  700. newsize:=def_cgsize(resultdef);
  701. secondpass(left);
  702. if left.location.loc=LOC_CREFERENCE then
  703. location_reset_ref(location,LOC_CREFERENCE,newsize,left.location.reference.alignment)
  704. else
  705. location_reset_ref(location,LOC_REFERENCE,newsize,left.location.reference.alignment);
  706. { an ansistring needs to be dereferenced }
  707. if is_ansistring(left.resultdef) or
  708. is_wide_or_unicode_string(left.resultdef) then
  709. begin
  710. if nf_callunique in flags then
  711. internalerror(200304236);
  712. {DM!!!!!}
  713. case left.location.loc of
  714. LOC_REGISTER,
  715. LOC_CREGISTER :
  716. begin
  717. {$ifdef m68k}
  718. location.reference.base:=cg.getaddressregister(current_asmdata.CurrAsmList);
  719. cg.a_load_reg_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,left.location.register,location.reference.base);
  720. {$else m68k}
  721. location.reference.base:=left.location.register;
  722. {$endif m68k}
  723. end;
  724. LOC_CREFERENCE,
  725. LOC_REFERENCE :
  726. begin
  727. location.reference.base:=cg.getaddressregister(current_asmdata.CurrAsmList);
  728. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,left.location.reference,location.reference.base);
  729. end;
  730. else
  731. internalerror(2002032218);
  732. end;
  733. { in ansistrings/widestrings S[1] is p<w>char(S)[0] !! }
  734. if is_ansistring(left.resultdef) then
  735. offsetdec:=1
  736. else
  737. offsetdec:=2;
  738. location.reference.alignment:=offsetdec;
  739. dec(location.reference.offset,offsetdec);
  740. end
  741. else if is_dynamic_array(left.resultdef) then
  742. begin
  743. case left.location.loc of
  744. LOC_REGISTER,
  745. LOC_CREGISTER :
  746. location.reference.base:=left.location.register;
  747. LOC_REFERENCE,
  748. LOC_CREFERENCE :
  749. begin
  750. location.reference.base:=cg.getaddressregister(current_asmdata.CurrAsmList);
  751. cg.a_load_ref_reg(current_asmdata.CurrAsmList,OS_ADDR,OS_ADDR,
  752. left.location.reference,location.reference.base);
  753. end;
  754. else
  755. internalerror(2002032219);
  756. end;
  757. { a dynarray points to the start of a memory block, which
  758. we assume to be always aligned to a multiple of the
  759. pointer size
  760. }
  761. location.reference.alignment:=sizeof(pint);
  762. end
  763. else
  764. begin
  765. { may happen in case of function results }
  766. case left.location.loc of
  767. LOC_REGISTER,
  768. LOC_MMREGISTER:
  769. location_force_mem(current_asmdata.CurrAsmList,left.location);
  770. end;
  771. location_copy(location,left.location);
  772. end;
  773. { location must be memory }
  774. if not(location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
  775. internalerror(200411013);
  776. { offset can only differ from 0 if arraydef }
  777. if (left.resultdef.typ=arraydef) and
  778. not(is_dynamic_array(left.resultdef)) and
  779. (not(is_packed_array(left.resultdef)) or
  780. ((mulsize mod 8 = 0) and
  781. ispowerof2(mulsize div 8,temp)) or
  782. { only orddefs are bitpacked }
  783. not is_ordinal(resultdef)
  784. {$ifndef cpu64bitalu}
  785. or is_64bitint(resultdef)
  786. {$endif not cpu64bitalu}
  787. ) then
  788. dec(location.reference.offset,bytemulsize*tarraydef(left.resultdef).lowrange);
  789. if right.nodetype=ordconstn then
  790. begin
  791. { offset can only differ from 0 if arraydef }
  792. if cs_check_range in current_settings.localswitches then
  793. begin
  794. secondpass(right);
  795. case left.resultdef.typ of
  796. arraydef :
  797. rangecheck_array;
  798. stringdef :
  799. rangecheck_string;
  800. end;
  801. end;
  802. if not(is_packed_array(left.resultdef)) or
  803. ((mulsize mod 8 = 0) and
  804. (ispowerof2(mulsize div 8,temp) or
  805. { only orddefs are bitpacked }
  806. not is_ordinal(resultdef))) then
  807. begin
  808. extraoffset:=bytemulsize*tordconstnode(right).value.svalue;
  809. inc(location.reference.offset,extraoffset);
  810. { adjust alignment after to this change }
  811. location.reference.alignment:=newalignment(location.reference.alignment,extraoffset);
  812. { don't do this for floats etc.; needed to properly set the }
  813. { size for bitpacked arrays (e.g. a bitpacked array of }
  814. { enums who are size 2 but fit in one byte -> in the array }
  815. { they will be one byte and have to be stored like that) }
  816. if is_packed_array(left.resultdef) and
  817. (tcgsize2size[newsize] <> bytemulsize) then
  818. newsize:=int_cgsize(bytemulsize);
  819. end
  820. else
  821. begin
  822. subsetref.ref := location.reference;
  823. subsetref.ref.alignment := left.resultdef.alignment;
  824. if not ispowerof2(subsetref.ref.alignment,temp) then
  825. internalerror(2006081212);
  826. alignpow:=temp;
  827. inc(subsetref.ref.offset,((mulsize * (tordconstnode(right).value.svalue-tarraydef(left.resultdef).lowrange)) shr (3+alignpow)) shl alignpow);
  828. subsetref.bitindexreg := NR_NO;
  829. subsetref.startbit := (mulsize * (tordconstnode(right).value.svalue-tarraydef(left.resultdef).lowrange)) and ((1 shl (3+alignpow))-1);
  830. subsetref.bitlen := resultdef.packedbitsize;
  831. if (left.location.loc = LOC_REFERENCE) then
  832. location.loc := LOC_SUBSETREF
  833. else
  834. location.loc := LOC_CSUBSETREF;
  835. location.sref := subsetref;
  836. end;
  837. end
  838. else
  839. { not nodetype=ordconstn }
  840. begin
  841. if (cs_opt_level1 in current_settings.optimizerswitches) and
  842. { if we do range checking, we don't }
  843. { need that fancy code (it would be }
  844. { buggy) }
  845. not(cs_check_range in current_settings.localswitches) and
  846. (left.resultdef.typ=arraydef) and
  847. not is_packed_array(left.resultdef) then
  848. begin
  849. extraoffset:=0;
  850. if (right.nodetype=addn) then
  851. begin
  852. if taddnode(right).right.nodetype=ordconstn then
  853. begin
  854. extraoffset:=tordconstnode(taddnode(right).right).value.svalue;
  855. t:=taddnode(right).left;
  856. taddnode(right).left:=nil;
  857. right.free;
  858. right:=t;
  859. end
  860. else if taddnode(right).left.nodetype=ordconstn then
  861. begin
  862. extraoffset:=tordconstnode(taddnode(right).left).value.svalue;
  863. t:=taddnode(right).right;
  864. taddnode(right).right:=nil;
  865. right.free;
  866. right:=t;
  867. end;
  868. end
  869. else if (right.nodetype=subn) then
  870. begin
  871. if taddnode(right).right.nodetype=ordconstn then
  872. begin
  873. extraoffset:=-tordconstnode(taddnode(right).right).value.svalue;
  874. t:=taddnode(right).left;
  875. taddnode(right).left:=nil;
  876. right.free;
  877. right:=t;
  878. end;
  879. end;
  880. inc(location.reference.offset,
  881. mulsize*extraoffset);
  882. end;
  883. { calculate from left to right }
  884. if not(location.loc in [LOC_CREFERENCE,LOC_REFERENCE]) then
  885. internalerror(200304237);
  886. isjump:=(right.expectloc=LOC_JUMP);
  887. if isjump then
  888. begin
  889. otl:=current_procinfo.CurrTrueLabel;
  890. current_asmdata.getjumplabel(current_procinfo.CurrTrueLabel);
  891. ofl:=current_procinfo.CurrFalseLabel;
  892. current_asmdata.getjumplabel(current_procinfo.CurrFalseLabel);
  893. end;
  894. secondpass(right);
  895. { if mulsize = 1, we won't have to modify the index }
  896. location_force_reg(current_asmdata.CurrAsmList,right.location,OS_ADDR,true);
  897. if isjump then
  898. begin
  899. current_procinfo.CurrTrueLabel:=otl;
  900. current_procinfo.CurrFalseLabel:=ofl;
  901. end
  902. else if (right.location.loc = LOC_JUMP) then
  903. internalerror(2006010801);
  904. { produce possible range check code: }
  905. if cs_check_range in current_settings.localswitches then
  906. begin
  907. if left.resultdef.typ=arraydef then
  908. rangecheck_array
  909. else if (left.resultdef.typ=stringdef) then
  910. rangecheck_string;
  911. end;
  912. { insert the register and the multiplication factor in the
  913. reference }
  914. if not is_packed_array(left.resultdef) then
  915. update_reference_reg_mul(right.location.register,mulsize)
  916. else
  917. update_reference_reg_packed(right.location.register,mulsize);
  918. end;
  919. location.size:=newsize;
  920. paraloc1.done;
  921. paraloc2.done;
  922. end;
  923. begin
  924. cloadvmtaddrnode:=tcgloadvmtaddrnode;
  925. cloadparentfpnode:=tcgloadparentfpnode;
  926. caddrnode:=tcgaddrnode;
  927. cderefnode:=tcgderefnode;
  928. csubscriptnode:=tcgsubscriptnode;
  929. cwithnode:=tcgwithnode;
  930. cvecnode:=tcgvecnode;
  931. end.