|
@@ -52,10 +52,10 @@ implementation
|
|
|
globtype,systems,
|
|
|
cutils,verbose,globals,
|
|
|
symconst,symdef,aasm,types,
|
|
|
- cgbase,cgobj,temp_gen,pass_1,pass_2,
|
|
|
+ cgbase,cgobj,pass_1,pass_2,
|
|
|
ncon,
|
|
|
- cpubase,
|
|
|
- cga,tgcpu,nppcutil,cgcpu,cg64f32;
|
|
|
+ cpubase,cpuinfo,cpuasm,cginfo,
|
|
|
+ ncgutil,cga,cgcpu,cg64f32,rgobj;
|
|
|
|
|
|
{*****************************************************************************
|
|
|
TPPCMODDIVNODE
|
|
@@ -65,7 +65,7 @@ implementation
|
|
|
const
|
|
|
{ signed overflow }
|
|
|
divops: array[boolean, boolean] of tasmop =
|
|
|
- ((A_DIVWU,A_DIVWUO),(A_DIVW,A_DIVWO));
|
|
|
+ ((A_DIVWU,A_DIVWUO_),(A_DIVW,A_DIVWO_));
|
|
|
var
|
|
|
power,
|
|
|
l1, l2 : longint;
|
|
@@ -85,13 +85,13 @@ implementation
|
|
|
|
|
|
resultreg := R_NO;
|
|
|
{ put numerator in register }
|
|
|
- if (left.location.loc in [LOC_REFERENCE,LOC_MEM]) then
|
|
|
+ if (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
|
|
|
begin
|
|
|
- del_reference(left.location.reference);
|
|
|
- numerator := getregisterint;
|
|
|
+ reference_release(exprasmlist,left.location.reference);
|
|
|
+ numerator := rg.getregisterint(exprasmlist);
|
|
|
{ OS_32 because everything is always converted to longint/ }
|
|
|
{ cardinal in the resulttype pass (JM) }
|
|
|
- cg.a_load_ref_reg(expraslist,OS_32,left.location.reference,
|
|
|
+ cg.a_load_ref_reg(exprasmlist,OS_32,left.location.reference,
|
|
|
numerator);
|
|
|
resultreg := numerator;
|
|
|
end
|
|
@@ -99,7 +99,7 @@ implementation
|
|
|
begin
|
|
|
numerator := left.location.register;
|
|
|
if left.location.loc = LOC_CREGISTER then
|
|
|
- resultreg := getregisterint
|
|
|
+ resultreg := rg.getregisterint(exprasmlist)
|
|
|
else
|
|
|
resultreg := numerator;
|
|
|
end;
|
|
@@ -108,7 +108,7 @@ implementation
|
|
|
(right.nodetype = ordconstn) and
|
|
|
ispowerof2(tordconstnode(right).value,power) then
|
|
|
begin
|
|
|
- { From 'The PowerPC Compiler Writer's Guide": }
|
|
|
+ { From "The PowerPC Compiler Writer's Guide": }
|
|
|
{ This code uses the fact that, in the PowerPC architecture, }
|
|
|
{ the shift right algebraic instructions set the Carry bit if }
|
|
|
{ the source register contains a negative number and one or }
|
|
@@ -118,7 +118,8 @@ implementation
|
|
|
{ n = -13, (0xFFFF_FFF3), and k = 2, after executing the srawi }
|
|
|
{ instruction, q = -4 (0xFFFF_FFFC) and CA = 1. After executing }
|
|
|
{ the addze instruction, q = -3, the correct quotient. }
|
|
|
- cg.a_op_const_reg_reg(list,OP_SAR,OS_32,aword(power),numerator,resultreg);
|
|
|
+ cg.a_op_const_reg_reg(exprasmlist,OP_SAR,OS_32,aword(power),
|
|
|
+ numerator,resultreg);
|
|
|
exprasmlist.concat(taicpu.op_reg_reg(A_ADDZE,resultreg,resultreg));
|
|
|
end
|
|
|
else
|
|
@@ -127,12 +128,12 @@ implementation
|
|
|
case right.location.loc of
|
|
|
LOC_CREGISTER, LOC_REGISTER:
|
|
|
divider := right.location.register;
|
|
|
- LOC_REFERENCE, LOC_MEM:
|
|
|
+ LOC_REFERENCE, LOC_CREFERENCE:
|
|
|
begin
|
|
|
divider := cg.get_scratch_reg(exprasmlist);
|
|
|
cg.a_load_ref_reg(exprasmlist,OS_32,
|
|
|
right.location.reference,divider);
|
|
|
- del_reference(right.location.reference);
|
|
|
+ reference_release(exprasmlist,right.location.reference);
|
|
|
end;
|
|
|
end;
|
|
|
|
|
@@ -141,20 +142,20 @@ implementation
|
|
|
{ the overflow flag (JM) }
|
|
|
op := divops[is_signed(right.resulttype.def),
|
|
|
cs_check_overflow in aktlocalswitches];
|
|
|
- exprasmlist(taicpu.op_reg_reg_reg(op,resultreg,numerator,
|
|
|
+ exprasmlist.concat(taicpu.op_reg_reg_reg(op,resultreg,numerator,
|
|
|
divider))
|
|
|
end;
|
|
|
{ free used registers }
|
|
|
- if right.location.loc in [LOC_REFERENCE,LOC_MEM] then
|
|
|
+ if right.location.loc in [LOC_REFERENCE,LOC_CREFERENCE] then
|
|
|
cg.free_scratch_reg(exprasmlist,divider)
|
|
|
else
|
|
|
- ungetregister(divider);
|
|
|
+ rg.ungetregister(exprasmlist,divider);
|
|
|
if numerator <> resultreg then
|
|
|
- ungetregisterint(numerator);
|
|
|
+ rg.ungetregisterint(exprasmlist,numerator);
|
|
|
{ set result location }
|
|
|
location.loc:=LOC_REGISTER;
|
|
|
location.register:=resultreg;
|
|
|
- emitoverflowcheck(self);
|
|
|
+ cg.g_overflowcheck(exprasmlist,self);
|
|
|
end;
|
|
|
|
|
|
|
|
@@ -163,6 +164,7 @@ implementation
|
|
|
*****************************************************************************}
|
|
|
|
|
|
procedure tppcshlshrnode.pass_2;
|
|
|
+
|
|
|
var
|
|
|
resultreg, hregister1,hregister2,
|
|
|
hregisterhigh,hregisterlow : tregister;
|
|
@@ -192,44 +194,44 @@ implementation
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
- location.registerhigh := getregisterint;
|
|
|
- location.registerlow := getregisterint;
|
|
|
+ location.registerhigh := rg.getregisterint(exprasmlist);
|
|
|
+ location.registerlow := rg.getregisterint(exprasmlist);
|
|
|
end;
|
|
|
end;
|
|
|
- LOC_REFERENCE,LOC_MEM:
|
|
|
+ LOC_REFERENCE,LOC_CREFERENCE:
|
|
|
begin
|
|
|
{ !!!!!!!! not good, registers are release too soon this way !!!! (JM) }
|
|
|
- del_reference(left.location.reference);
|
|
|
- hregisterhigh := getregisterint;
|
|
|
+ reference_release(exprasmlist,left.location.reference);
|
|
|
+ hregisterhigh := rg.getregisterint(exprasmlist);
|
|
|
location.registerhigh := hregisterhigh;
|
|
|
- hregisterlow := getregisterint;
|
|
|
+ hregisterlow := rg.getregisterint(exprasmlist);
|
|
|
location.registerlow := hregisterlow;
|
|
|
- tcg64f32(cg).a_load64_ref_reg(list,left.location.reference,
|
|
|
- hregisterlow,hregisterhigh);
|
|
|
+ tcg64f32(cg).a_load64_ref_reg(exprasmlist,
|
|
|
+ left.location.reference,hregisterlow,hregisterhigh);
|
|
|
end;
|
|
|
end;
|
|
|
if (right.nodetype = ordconstn) then
|
|
|
begin
|
|
|
+ shiftval := tordconstnode(right).value;
|
|
|
if tordconstnode(right).value > 31 then
|
|
|
begin
|
|
|
if nodetype = shln then
|
|
|
begin
|
|
|
- if (value and 31) <> 0 then
|
|
|
- cg.a_op_const_reg_reg(exprasmlist,OP_SHL,OS_32,value and 31,
|
|
|
- hregisterlow,location.registerhigh)
|
|
|
+ if (shiftval and 31) <> 0 then
|
|
|
+ cg.a_op_const_reg_reg(exprasmlist,OP_SHL,OS_32,
|
|
|
+ shiftval and 31,hregisterlow,location.registerhigh);
|
|
|
cg.a_load_const_reg(exprasmlist,OS_32,0,location.registerlow);
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
- if (value and 31) <> 0 then
|
|
|
- cg.a_op_const_reg_reg(exprasmlist,OP_SHR,OS_32,value and 31,
|
|
|
- hregisterhigh,location.registerlow);
|
|
|
+ if (shiftval and 31) <> 0 then
|
|
|
+ cg.a_op_const_reg_reg(exprasmlist,OP_SHR,OS_32,
|
|
|
+ shiftval and 31,hregisterhigh,location.registerlow);
|
|
|
cg.a_load_const_reg(exprasmlist,OS_32,0,location.registerhigh);
|
|
|
end;
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
- shiftval := aword(tordconstnode(right).value;
|
|
|
if nodetype = shln then
|
|
|
begin
|
|
|
exprasmlist.concat(taicpu.op_reg_reg_const_const_const(
|
|
@@ -264,9 +266,9 @@ implementation
|
|
|
begin
|
|
|
hregister1 := right.location.register;
|
|
|
end;
|
|
|
- LOC_REFERENCE,LOC_MEM:
|
|
|
+ LOC_REFERENCE,LOC_CREFERENCE:
|
|
|
begin
|
|
|
- hregister1 := get_scratch_reg(exprasmlist);
|
|
|
+ hregister1 := cg.get_scratch_reg(exprasmlist);
|
|
|
cg.a_load_ref_reg(exprasmlist,OS_S32,
|
|
|
right.location.reference,hregister1);
|
|
|
end;
|
|
@@ -285,7 +287,7 @@ implementation
|
|
|
location.registerlow := resultreg;
|
|
|
end;
|
|
|
|
|
|
- getexplicitregisterint(R_0);
|
|
|
+ rg.getexplicitregisterint(exprasmlist,R_0);
|
|
|
exprasmlist.concat(taicpu.op_reg_reg_const(A_SUBFIC,
|
|
|
R_0,hregister1,32));
|
|
|
exprasmlist.concat(taicpu.op_reg_reg_reg(asmop1,
|
|
@@ -302,24 +304,24 @@ implementation
|
|
|
location.registerhigh,location.registerhigh,R_0));
|
|
|
exprasmlist.concat(taicpu.op_reg_reg_reg(asmop1,
|
|
|
location.registerlow,hregisterlow,hregister1));
|
|
|
- ungetregister(R_0);
|
|
|
-
|
|
|
- if right.location.loc in [LOC_MEM,LOC_REFERENCE] then
|
|
|
- free_scratch_reg(exprasmlist,hregister1)
|
|
|
+ rg.ungetregister(exprasmlist,R_0);
|
|
|
+
|
|
|
+ if right.location.loc in [LOC_CREFERENCE,LOC_REFERENCE] then
|
|
|
+ cg.free_scratch_reg(exprasmlist,hregister1)
|
|
|
else
|
|
|
- ungetregister(hregister1);
|
|
|
+ rg.ungetregister(exprasmlist,hregister1);
|
|
|
end
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
{ load left operators in a register }
|
|
|
- if (left.location.loc in [LOC_REFERENCE,LOC_MEM]) then
|
|
|
+ if (left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE]) then
|
|
|
begin
|
|
|
- del_reference(left.location.reference);
|
|
|
- hregister1 := getregisterint;
|
|
|
+ reference_release(exprasmlist,left.location.reference);
|
|
|
+ hregister1 := rg.getregisterint(exprasmlist);
|
|
|
{ OS_32 because everything is always converted to longint/ }
|
|
|
{ cardinal in the resulttype pass (JM) }
|
|
|
- cg.a_load_ref_reg(expraslist,OS_32,left.location.reference,
|
|
|
+ cg.a_load_ref_reg(exprasmlist,OS_32,left.location.reference,
|
|
|
hregister1);
|
|
|
resultreg := hregister1;
|
|
|
end
|
|
@@ -327,7 +329,7 @@ implementation
|
|
|
begin
|
|
|
hregister1 := left.location.register;
|
|
|
if left.location.loc = LOC_CREGISTER then
|
|
|
- resultreg := getregisterint
|
|
|
+ resultreg := rg.getregisterint(exprasmlist)
|
|
|
else
|
|
|
resultreg := hregister1;
|
|
|
end;
|
|
@@ -340,30 +342,30 @@ implementation
|
|
|
|
|
|
{ shifting by a constant directly coded: }
|
|
|
if (right.nodetype=ordconstn) then
|
|
|
- cg.a_op_reg_reg_const(exprasmlist,op,OS_32,resultreg,
|
|
|
- hregister1,tordconstnode(right).value and 31)
|
|
|
+ cg.a_op_const_reg_reg(exprasmlist,op,OS_32,
|
|
|
+ tordconstnode(right).value and 31,hregister1,resultreg)
|
|
|
else
|
|
|
begin
|
|
|
{ load shift count in a register if necessary }
|
|
|
case right.location.loc of
|
|
|
LOC_CREGISTER, LOC_REGISTER:
|
|
|
hregister2 := right.location.register;
|
|
|
- LOC_REFERENCE, LOC_MEM:
|
|
|
+ LOC_REFERENCE, LOC_CREFERENCE:
|
|
|
begin
|
|
|
hregister2 := cg.get_scratch_reg(exprasmlist);
|
|
|
cg.a_load_ref_reg(exprasmlist,OS_32,
|
|
|
right.location.reference,hregister2);
|
|
|
- del_reference(right.location.reference);
|
|
|
+ reference_release(exprasmlist,right.location.reference);
|
|
|
end;
|
|
|
end;
|
|
|
|
|
|
- tcgppc(cg).a_op_reg_reg_reg(exprasmlist,op,hregister1,
|
|
|
+ tcgppc(cg).a_op_reg_reg_reg(exprasmlist,op,OS_32,hregister1,
|
|
|
hregister2,resultreg);
|
|
|
|
|
|
- if right.location.loc in [LOC_REFERENCE,LOC_MEM] then
|
|
|
+ if right.location.loc in [LOC_REFERENCE,LOC_CREFERENCE] then
|
|
|
cg.free_scratch_reg(exprasmlist,hregister2)
|
|
|
else
|
|
|
- ungetregister(hregister2);
|
|
|
+ rg.ungetregister(exprasmlist,hregister2);
|
|
|
end;
|
|
|
{ set result location }
|
|
|
location.loc:=LOC_REGISTER;
|
|
@@ -381,6 +383,7 @@ implementation
|
|
|
var
|
|
|
src1, src2, tmp: tregister;
|
|
|
op: tasmop;
|
|
|
+
|
|
|
begin
|
|
|
secondpass(left);
|
|
|
if is_64bitint(left.resulttype.def) then
|
|
@@ -399,16 +402,16 @@ implementation
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
- location.registerlow := getregisterint;
|
|
|
- location.registerhigh := getregisterint;
|
|
|
+ location.registerlow := rg.getregisterint(exprasmlist);
|
|
|
+ location.registerhigh := rg.getregisterint(exprasmlist);
|
|
|
end;
|
|
|
end;
|
|
|
- LOC_REFERENCE,LOC_MEM :
|
|
|
+ LOC_REFERENCE,LOC_CREFERENCE :
|
|
|
begin
|
|
|
- del_reference(left.location.reference);
|
|
|
- location.registerlow:=getregisterint;
|
|
|
+ reference_release(exprasmlist,left.location.reference);
|
|
|
+ location.registerlow:=rg.getregisterint(exprasmlist);
|
|
|
src1 := location.registerlow;
|
|
|
- location.registerhigh:=getregisterint;
|
|
|
+ location.registerhigh:=rg.getregisterint(exprasmlist);
|
|
|
src2 := location.registerhigh;
|
|
|
tcg64f32(cg).a_load64_ref_reg(exprasmlist,left.location.reference,
|
|
|
location.registerlow,
|
|
@@ -417,13 +420,15 @@ implementation
|
|
|
end;
|
|
|
exprasmlist.concat(taicpu.op_reg_reg(A_NEG,location.registerlow,
|
|
|
src1));
|
|
|
- cg.a_op_reg_reg(OP_NOT,OS_32,src2,location.registerhigh);
|
|
|
+ cg.a_op_reg_reg(exprasmlist,OP_NOT,OS_32,src2,location.registerhigh);
|
|
|
tmp := cg.get_scratch_reg(exprasmlist);
|
|
|
- tcgppc(cg).a_op_const_reg_reg(OP_SAR,31,location.registerlow,tmp);
|
|
|
+ cg.a_op_const_reg_reg(exprasmlist,OP_SAR,OS_32,31,location.registerlow,
|
|
|
+ tmp);
|
|
|
if not(cs_check_overflow in aktlocalswitches) then
|
|
|
- cg.a_op_reg_reg(OP_ADD,OS_32,location.registerhigh,tmp)
|
|
|
+ cg.a_op_reg_reg(exprasmlist,OP_ADD,OS_32,location.registerhigh,
|
|
|
+ tmp)
|
|
|
else
|
|
|
- exprasmlist.concat(taicpu.op_reg_reg_reg(A_ADDO,tmp,
|
|
|
+ exprasmlist.concat(taicpu.op_reg_reg_reg(A_ADDO_,tmp,
|
|
|
location.registerhigh,tmp));
|
|
|
cg.free_scratch_reg(exprasmlist,tmp);
|
|
|
end
|
|
@@ -431,7 +436,7 @@ implementation
|
|
|
begin
|
|
|
location.loc:=LOC_REGISTER;
|
|
|
case left.location.loc of
|
|
|
- LOC_FPU, LOC_REGISTER:
|
|
|
+ LOC_FPUREGISTER, LOC_REGISTER:
|
|
|
begin
|
|
|
src1 := left.location.register;
|
|
|
location.register := src1;
|
|
@@ -440,23 +445,24 @@ implementation
|
|
|
begin
|
|
|
src1 := left.location.register;
|
|
|
if left.location.loc = LOC_CREGISTER then
|
|
|
- location.register := getregisterint
|
|
|
+ location.register := rg.getregisterint(exprasmlist)
|
|
|
else
|
|
|
- location.register := getregisterfpu;
|
|
|
+ location.register := rg.getregisterfpu(exprasmlist);
|
|
|
end;
|
|
|
- LOC_REFERENCE,LOC_MEM:
|
|
|
+ LOC_REFERENCE,LOC_CREFERENCE:
|
|
|
begin
|
|
|
- del_reference(left.location.reference);
|
|
|
+ reference_release(exprasmlist,left.location.reference);
|
|
|
if (left.resulttype.def.deftype=floatdef) then
|
|
|
begin
|
|
|
- src1 := getregisterfpu;
|
|
|
+ src1 := rg.getregisterfpu(exprasmlist);
|
|
|
location.register := src1;
|
|
|
- floatload(tfloatdef(left.resulttype.def).typ,
|
|
|
+ cg.a_loadfpu_ref_reg(exprasmlist,
|
|
|
+ def_cgsize(left.resulttype.def),
|
|
|
left.location.reference,src1);
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
|
- src1 := getregisterint;
|
|
|
+ src1 := rg.getregisterint(exprasmlist);
|
|
|
location.register:= src1;
|
|
|
cg.a_load_ref_reg(exprasmlist,OS_32,
|
|
|
left.location.reference,src1);
|
|
@@ -464,15 +470,15 @@ implementation
|
|
|
end;
|
|
|
end;
|
|
|
{ choose appropriate operand }
|
|
|
- if left.resulttype.def <> floatdef then
|
|
|
+ if left.resulttype.def.deftype <> floatdef then
|
|
|
if not(cs_check_overflow in aktlocalswitches) then
|
|
|
op := A_NEG
|
|
|
else
|
|
|
- op := A_NEGO
|
|
|
+ op := A_NEGO_
|
|
|
else
|
|
|
op := A_FNEG;
|
|
|
{ emit operation }
|
|
|
- eprasmlist.concat(taicpu.op_reg_reg(op,location.register,src1));
|
|
|
+ exprasmlist.concat(taicpu.op_reg_reg(op,location.register,src1));
|
|
|
end;
|
|
|
{ Here was a problem... }
|
|
|
{ Operand to be negated always }
|
|
@@ -480,7 +486,7 @@ implementation
|
|
|
{ 32-bit before doing neg!! }
|
|
|
{ So this is useless... }
|
|
|
{ that's not true: -2^31 gives an overflow error if it is negated (FK) }
|
|
|
- emitoverflowcheck(self);
|
|
|
+ cg.g_overflowcheck(exprasmlist,self);
|
|
|
end;
|
|
|
|
|
|
|
|
@@ -489,16 +495,18 @@ implementation
|
|
|
*****************************************************************************}
|
|
|
|
|
|
procedure tppcnotnode.pass_2;
|
|
|
+
|
|
|
var
|
|
|
hl : tasmlabel;
|
|
|
regl, regh: tregister;
|
|
|
+
|
|
|
begin
|
|
|
if is_boolean(resulttype.def) then
|
|
|
begin
|
|
|
{ the second pass could change the location of left }
|
|
|
{ if it is a register variable, so we've to do }
|
|
|
{ this before the case statement }
|
|
|
- if left.location.loc in [LOC_REFERENCE,LOC_MEM,
|
|
|
+ if left.location.loc in [LOC_REFERENCE,LOC_CREFERENCE,
|
|
|
LOC_FLAGS,LOC_REGISTER,LOC_CREGISTER] then
|
|
|
secondpass(left);
|
|
|
case left.location.loc of
|
|
@@ -514,22 +522,25 @@ implementation
|
|
|
falselabel:=hl;
|
|
|
end;
|
|
|
LOC_FLAGS :
|
|
|
- location.resflags:=inverse_flags(left.location.resflags);
|
|
|
- LOC_REGISTER, LOC_CREGISTER, LOC_REFERENCE, LOC_MEM :
|
|
|
+ begin
|
|
|
+ location.resflags:=left.location.resflags;
|
|
|
+ inverse_flags(left.location.resflags);
|
|
|
+ end;
|
|
|
+ LOC_REGISTER, LOC_CREGISTER, LOC_REFERENCE, LOC_CREFERENCE :
|
|
|
begin
|
|
|
if left.location.loc in [LOC_REGISTER,LOC_CREGISTER] then
|
|
|
regl := left.location.register
|
|
|
else
|
|
|
begin
|
|
|
- regl := getregisterint;
|
|
|
+ regl := rg.getregisterint(exprasmlist);
|
|
|
cg.a_load_ref_reg(exprasmlist,def_cgsize(left.resulttype.def),
|
|
|
left.location.reference,regl);
|
|
|
end;
|
|
|
location.loc:=LOC_FLAGS;
|
|
|
- location.resflags.cr:=0;
|
|
|
+ location.resflags.cr:=r_cr0;
|
|
|
location.resflags.flag:=F_EQ;
|
|
|
exprasmlist.concat(taicpu.op_reg_const(A_CMPWI,regl,0));
|
|
|
- ungetregister(regl);
|
|
|
+ rg.ungetregister(exprasmlist,regl);
|
|
|
end;
|
|
|
end;
|
|
|
end
|
|
@@ -540,10 +551,10 @@ implementation
|
|
|
location.loc:=LOC_REGISTER;
|
|
|
{ make sure left is in a register and set the dest register }
|
|
|
case left.location.loc of
|
|
|
- LOC_REFERENCE, LOC_MEM, LOC_CREGISTER:
|
|
|
+ LOC_REFERENCE, LOC_CREFERENCE, LOC_CREGISTER:
|
|
|
begin
|
|
|
- location.registerlow := getregisterint;
|
|
|
- location.registerhigh := getregisterint;
|
|
|
+ location.registerlow := rg.getregisterint(exprasmlist);
|
|
|
+ location.registerhigh := rg.getregisterint(exprasmlist);
|
|
|
if left.location.loc <> LOC_CREGISTER then
|
|
|
begin
|
|
|
tcg64f32(cg).a_load64_ref_reg(exprasmlist,
|
|
@@ -568,9 +579,9 @@ implementation
|
|
|
end;
|
|
|
{ perform the NOT operation }
|
|
|
exprasmlist.concat(taicpu.op_reg_reg(A_NOT,location.registerhigh,
|
|
|
- regh);
|
|
|
+ regh));
|
|
|
exprasmlist.concat(taicpu.op_reg_reg(A_NOT,location.registerlow,
|
|
|
- regl);
|
|
|
+ regl));
|
|
|
end
|
|
|
else
|
|
|
begin
|
|
@@ -579,13 +590,14 @@ implementation
|
|
|
location.loc:=LOC_REGISTER;
|
|
|
{ make sure left is in a register and set the dest register }
|
|
|
case left.location.loc of
|
|
|
- LOC_REFERENCE, LOC_MEM, LOC_CREGISTER:
|
|
|
+ LOC_REFERENCE, LOC_CREFERENCE, LOC_CREGISTER:
|
|
|
begin
|
|
|
- location.register := getregisterint;
|
|
|
+ location.register := rg.getregisterint(exprasmlist);
|
|
|
if left.location.loc <> LOC_CREGISTER then
|
|
|
begin
|
|
|
- cg.a_load_ref_reg(exprasmlist,left.location.reference,
|
|
|
- location.register);
|
|
|
+ cg.a_load_ref_reg(exprasmlist,
|
|
|
+ def_cgsize(left.resulttype.def),
|
|
|
+ left.location.reference,location.register);
|
|
|
regl := location.register;
|
|
|
end
|
|
|
else
|
|
@@ -596,10 +608,10 @@ implementation
|
|
|
end;
|
|
|
{ perform the NOT operation }
|
|
|
exprasmlist.concat(taicpu.op_reg_reg(A_NOT,location.register,
|
|
|
- regl);
|
|
|
+ regl));
|
|
|
{ release the source reg if it wasn't reused }
|
|
|
if regl <> location.register then
|
|
|
- ungetregisterint(regl);
|
|
|
+ rg.ungetregisterint(exprasmlist,regl);
|
|
|
end;
|
|
|
end;
|
|
|
|
|
@@ -611,7 +623,10 @@ begin
|
|
|
end.
|
|
|
{
|
|
|
$Log$
|
|
|
- Revision 1.2 2002-01-03 14:57:52 jonas
|
|
|
+ Revision 1.3 2002-04-06 18:13:02 jonas
|
|
|
+ * several powerpc-related additions and fixes
|
|
|
+
|
|
|
+ Revision 1.2 2002/01/03 14:57:52 jonas
|
|
|
* completed (not compilale yet though)
|
|
|
|
|
|
Revision 1.1 2001/12/29 15:28:58 jonas
|