Browse Source

* Improved the comment.

git-svn-id: trunk@40586 -
yury 6 years ago
parent
commit
92e579a294
1 changed files with 2 additions and 2 deletions
  1. 2 2
      compiler/arm/aoptcpu.pas

+ 2 - 2
compiler/arm/aoptcpu.pas

@@ -443,11 +443,11 @@ Implementation
                 For example:
                   ldr	reg2,[reg1, xxx]!
                   mov reg1,reg2
-                is translated to:
+                must be translated to:
                   ldr	reg1,[reg1, xxx]
 
                 Preindexing must be removed there, since the same register is used as the base and as the target.
-                It is not allowed for ARM CPU and produces wrong results. }
+                Such case is not allowed for ARM CPU and produces crash. }
               if (taicpu(p).opcode = A_LDR) and (taicpu(p).oper[1]^.typ = top_ref)
                 and (taicpu(movp).oper[0]^.reg = taicpu(p).oper[1]^.ref^.base)
               then