florian
|
03a30ff036
* patch by Nico Erfurth: Remove STRH and STRB from instructionLoadsFromReg
|
13 years ago |
florian
|
7599de416d
* patch by Nico Erfurth: Reworked MatchOperand in ARM Peephole Optimizers
|
13 years ago |
florian
|
6e8594a9af
* patch by Nico Erfurth: Minor fix for FoldShiftProcess peephole optimizer on ARM
|
13 years ago |
florian
|
5b02a7cb9b
* patch by Nico Erfurth: Check for register reloading in RegUsedAfterInstruction on ARM
|
13 years ago |
florian
|
8cae4c9f23
* patch by Nico Erfurth: Fix for MovStrMov Peephole optimizer on ARM
|
13 years ago |
florian
|
83fb4c289d
* patch by Nico Erfurth: Implement FoldShiftProcess Peephole optimizer for ARM
|
13 years ago |
florian
|
5393efb128
* patch by Nico Erfurth: Support A_MOV and A_MVN in RedundantMovProcess
|
13 years ago |
florian
|
3ae5fc8c04
* patch by Nico Erfurth: adds a check for SM_ASR to also support removal of unnecessary sign extension before STRH.
|
13 years ago |
florian
|
4f273aa08d
* patch by Nico Erfurth: Handle STR*/LDR* properly in ARM Peephole optimizers
|
13 years ago |
florian
|
fbc77b74c2
* patch by Nico Erfurth to remove superfluouse moves
|
13 years ago |
florian
|
c348b6f2cc
* patch by Nico Erfurth:
|
13 years ago |
florian
|
9e180fb318
* remove unneeded zero extensions from 16 to 32 Bit
|
13 years ago |
florian
|
05a8783b1e
* patch by Nico Erfurth:
|
13 years ago |
florian
|
748694a325
* fixes some issues with reg. allocation information
|
13 years ago |
florian
|
2959d596f9
* patch by Nico Erfurth: Remove superfluous mov from MovStrMov sequences
|
13 years ago |
florian
|
aa2a9dbf2e
patches by Nico Erfurth to improve the arm peephole optimizer:
|
13 years ago |
florian
|
c5445399c6
* take care also of reg. allocation information after the current instruction when moving it
|
13 years ago |
florian
|
9867f34398
* the arm rescheduler has not only to move instructions but also associated register allocations
|
13 years ago |
florian
|
38d3a081f6
* update of TODOs
|
13 years ago |
florian
|
0fe22a358b
+ first version of ldr instruction scheduler on arm
|
13 years ago |
florian
|
9c6e3d317a
* reenabled ldr/ldr and ldr/str optimization
|
13 years ago |
florian
|
b4907578b0
* temporarily disable LDR/LDR STR/LDR optimizations, let's see if this broke regression testing on fpcarm
|
13 years ago |
florian
|
fdfb9a3fba
* take care of conditions when doing ldr/str optimizations
|
13 years ago |
florian
|
bb2df48aa9
- <op> ....; cmp ...,#0 cmps ... optimization deactivated
|
13 years ago |
florian
|
e2c9a8c6a1
* fold <arithmed. op> ...; cmp ...,#0into cmps on arm
|
13 years ago |
Jonas Maebe
|
852ae48cb7
* also use blx instead of bl for direct calls on ARMv5+, since the target
|
14 years ago |
florian
|
515774b864
* merged armthum branch
|
16 years ago |
florian
|
91dcb722a2
+ optimization of sequential ands
|
16 years ago |
florian
|
66e015f48c
* avoid shifter constant overflow on arm when optimizing two shifter operations into one
|
17 years ago |
yury
|
2829f4e46f
* Fixed arm optimizer bug (mantis #9209). No testsuite regressions with -O2.
|
18 years ago |