 nickysn
|
58d6d64fba
+ Z80 internal asm: support OT_REF_ADDR16 in taicpu.gencode.WrinteNN
|
5 years ago |
|
nickysn
|
4fed57adc1
+ lots of fixes to the Z80 internal asm writer
|
5 years ago |
 yury
|
7dc6049de9
* Release registers which have been used for a function call before adjusting the stack pointer. On i386 this allows to use eax,ecx,edx in POP instructions for stack adjustment.
|
5 years ago |
 florian
|
a4695a7015
* xtensa-embedded: fix setting of the fpu and abi
|
5 years ago |
|
nickysn
|
3ab5acccb1
* the parameter of WriteWord should be word, not byte :)
|
5 years ago |
|
nickysn
|
5193e8332c
+ also write the relocations in the .rel internal obj writer
|
5 years ago |
 pierre
|
f2b924573a
Do not use inherited first_int_to_real when arm FPU_HAS_FPA is in fpu_capabilities
|
5 years ago |
|
pierre
|
df275152c2
Add -Wp option description for riscv32 and xtensa compiler
|
5 years ago |
|
pierre
|
1b5ee0d063
* Put all code adding cs_fp_emulation by default inside one big
|
5 years ago |
 michael
|
a03ea37cfc
* CeateArray uses 0-based loop
|
5 years ago |
|
nickysn
|
0d11b5bf29
+ added method TRelRelocation.EncodeFlags that encodes the flags to string that can be included in the .rel file
|
5 years ago |
|
nickysn
|
03acadaf1e
+ initialize size and relflags in TRelRelocation
|
5 years ago |
|
nickysn
|
732f1d9df6
+ added TRelRelocationFlags
|
5 years ago |
|
nickysn
|
569c406116
+ introduced the TRelRelocation class
|
5 years ago |
|
nickysn
|
f1f819516e
+ write the section data in the .rel internal object writer (relocations aren't written, yet)
|
5 years ago |
|
florian
|
724676db43
* Xtensa: patch by Christo Crause: fix addmi/addi handling, resolves #37015
|
5 years ago |
 Jonas Maebe
|
0fbb1b259e
* re-added "protected" accidentally removed in r45236, fixes JVM compilation
|
5 years ago |
|
michael
|
2073e518cc
* Better uses clause for Delphi, less warnings
|
5 years ago |
|
nickysn
|
ab878adfff
+ actually produce relocations in TRelObjData.writeReloc
|
5 years ago |
|
nickysn
|
256597be58
+ Z80 internal asm: produce correct opcodes for register operands
|
5 years ago |
|
nickysn
|
90ee079cd1
+ partial implementation of pass2 asm opcode generation for the Z80 internal asm writer
|
5 years ago |
|
nickysn
|
5d2be4da1c
* Z80: match both signed and unsigned 16-bit constants as OT_IMM16 in the asm instab lookup
|
5 years ago |
|
nickysn
|
27e9dde81a
+ implemented pass1 (calcsize) of the instruction encoding for the Z80 internal asm
|
5 years ago |
|
nickysn
|
23fa725b01
+ added the global symbols to the .rel output file
|
5 years ago |
|
nickysn
|
bba56d627f
+ write the areas (sections) in the .rel output
|
5 years ago |
|
nickysn
|
92e86e7673
* the areas global symbols count must be in hex in the .rel format
|
5 years ago |
|
nickysn
|
8e23dc99a1
+ write the .rel file header and the list of external symbols
|
5 years ago |
|
nickysn
|
763e0a14fe
+ override the abstract methods from TObjData.sectionname() and .writereloc(). Only sectionname() is implemented for now.
|
5 years ago |
|
nickysn
|
244f1dd83c
+ added class TRelObjData
|
5 years ago |
|
nickysn
|
66a72cfb72
+ added build mode that enables the Z80 internal assembler
|
5 years ago |
