pierre
|
c63981e5b5
Fix msdos failure due to copy/paste error in previous commit
|
7 years ago |
florian
|
010a6f5016
+ shift by 8 and 16 on 8 and 16 bit cpus by simple register moves
|
7 years ago |
florian
|
f0c237a159
+ let a_load_loc_reg handle also LOC_*MMREGISTER as we have loadmm_*intreg*
|
7 years ago |
florian
|
9ef646e3c5
* fix avr for new GetNextReg behaviour
|
7 years ago |
nickysn
|
c8b351fb67
+ added check in GetNextReg(), so it halts with an internal error, if called on
|
8 years ago |
nickysn
|
db09759763
* also integrated the getnextreg() implementation for 8-bit and 16-bit alus from
|
8 years ago |
nickysn
|
cf28b202eb
* integrated the getintregister() implementation for 8-bit and 16-bit alus from
|
8 years ago |
nickysn
|
ddba821561
* GetNextReg(), used by 16-bit and 8-bit code generators (i8086 and avr) moved
|
8 years ago |
florian
|
4d5a94644f
* do not call a_load_reg_reg with tosize=OS_NO
|
8 years ago |
florian
|
99ce914a61
* fix tcg.a_load_cgparaloc_ref for ref. sizes of 7 on little endian systems
|
8 years ago |
florian
|
4a54a88cca
+ implement tcg.a_load_cgparaloc_ref for un-even sizes and little endian systems as well
|
8 years ago |
florian
|
43b017bde0
* tcg.a_load_cgparaloc_ref checks the size of the ref exactly to avoid overwriting of adjacent data
|
8 years ago |
florian
|
bccc2f6863
+ tcg.a_loadfpu_intreg_reg, make use of it in tcg.a_load_cgparaloc_anyreg
|
8 years ago |
florian
|
b1dff29cbf
* removed unused units
|
8 years ago |
nickysn
|
e79f49a2b4
+ mask only the low bits that matter for the const of OP_ROL and OP_ROR in
|
8 years ago |
nickysn
|
9a1812dfd9
+ optimize OP_XOR by 0 to OP_NONE in optimize_op_const
|
8 years ago |
nickysn
|
9187825e3a
* fixed tnegnotassign1.pp on powerpc and other RISC cpus
|
8 years ago |
Jonas Maebe
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
Jonas Maebe
|
aa1be3276f
- removed default value of _typ parameter of TAsmData.(Weak)RefAsmSymbol():
|
9 years ago |
Jonas Maebe
|
1cb8c0d00c
* specify the def of assembler level symbols defined via
|
9 years ago |
Jonas Maebe
|
a5dba44fd3
* fixed sign extension for unaligned loads (mantis #29891, although that
|
9 years ago |
Jonas Maebe
|
1320d6bdba
* correctly handle negative paraloc shift values for non power-of-2 sized
|
9 years ago |
Jonas Maebe
|
3f736f6114
* handle the loading of VMT entries at the node level, so it's done in a
|
10 years ago |
florian
|
d598351664
* call also optimize_op_const in the generic a_op_const_reg_reg
|
10 years ago |
Jonas Maebe
|
61e4a1b811
+ added tasmlist parameter to getintparaloc() (needed for llvm)
|
10 years ago |
Jonas Maebe
|
bd203a5b57
* synchronised with trunk till r30240
|
10 years ago |
Jonas Maebe
|
622852b8c9
* check that a_load_cgparaloc_anyreg() is not used to try to move an fpu
|
10 years ago |
Jonas Maebe
|
6d02aedf70
* support multiple register paralocs in tcgobj.a_loadfpu_ref_cgpara()
|
10 years ago |
Jonas Maebe
|
67b8aceaee
* synchronized with privatetrunk till r30095
|
10 years ago |
Jonas Maebe
|
2ab7f5c35d
* moved x86-specific requirements from the generic bsr/bsf code to the
|
10 years ago |