 Jeppe Johansen
|
5ca1740bee
Fix issue in is_thumb32_imm. imm<11:10> have to be non-zero meaning the rotate only works from 8 to 31. Caused 0x8000001F to be mistaken for a valid immediate.
|
10 rokov pred |
|
Jeppe Johansen
|
3d7dce81fe
Make MRS and MSR use the right encoding on Thumb architectures.
|
10 rokov pred |
|
Jeppe Johansen
|
71cdedea82
Add missing NOP, and B instruction forms.
|
10 rokov pred |
|
Jeppe Johansen
|
5c3093a937
Add most non-VFP Thumb-2 instruction entries for the ARM internal writer.
|
10 rokov pred |
|
Jeppe Johansen
|
d023c63ad0
Add a lot of instruction table entries and missing instructions for support of most ARM32 mode instructions from ARMv4 up ARMv7A.
|
10 rokov pred |
 masta
|
fb52392e20
Reformat and comment is_thumb32_imm
|
11 rokov pred |
 svenbarth
|
c48d572996
Implement support for saving and restoring address registers.
|
12 rokov pred |
 florian
|
d4968e054b
+ arm: tsettings.instructionset
|
12 rokov pred |
|
florian
|
086ae4b999
Merge r22905 and r22906
|
12 rokov pred |
|
florian
|
1eeeb309c7
* intial armv6m support, it is not working yet, constant pool insertation and conditional branch fixup is not working yet
|
12 rokov pred |
|
florian
|
47d43750e4
* remove unused units from uses statements
|
12 rokov pred |
|
masta
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
12 rokov pred |
|
Jeppe Johansen
|
4e84431dde
Fix some optimizations which assume that there are 3 operands
|
12 rokov pred |
|
Jeppe Johansen
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
12 rokov pred |
|
Jeppe Johansen
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
13 rokov pred |
|
Jeppe Johansen
|
3e963a49e2
Added support for IT block merging
|
13 rokov pred |
|
Jeppe Johansen
|
9ec9b44784
Add CBNZ/CBZ instructions
|
13 rokov pred |
|
florian
|
54d3d736f5
* patch by Jeppe Johansen to add support for handling different flags for xPSR regs,
|
13 rokov pred |
|
masta
|
d8af83d252
Introduce a version of MatchInstruction for multiple instructions
|
13 rokov pred |
|
florian
|
55e6da6d28
* make cpubase for arm use inlining
|
13 rokov pred |
|
florian
|
d8161c185c
+ track usage of flags by using a new register RS_/NR_DEFAULTFLAGS
|
13 rokov pred |
|
masta
|
d987cee96a
Introduce split_into_shifter_const to ARM-Code Generator
|
13 rokov pred |
|
masta
|
3205169ab9
Use roldword intrinsic instead of function rotl.
|
13 rokov pred |
 Jonas Maebe
|
708a2532fc
* consistently define empty saved_mm_registers arrays as containing a single
|
13 rokov pred |
|
florian
|
798c9340cc
* patch by Nico Erfurth:
|
13 rokov pred |
|
Jonas Maebe
|
85a3fd3357
+ ossinttype/osuinttype defs that correspond to OS_SINT/OS_INT for use in
|
13 rokov pred |
|
florian
|
aa2a9dbf2e
patches by Nico Erfurth to improve the arm peephole optimizer:
|
13 rokov pred |
|
florian
|
bb8be38607
- removed some no longer used constants
|
13 rokov pred |
|
Jonas Maebe
|
bba4b02eb2
* use r7 instead of r11 as frame pointer on Darwin/iOS, and make sure r7
|
13 rokov pred |
|
Jonas Maebe
|
6ba8dc7146
+ support for the ARM hard float EABI on Linux (patch by Peter Green):
|
13 rokov pred |
