 Interferon
|
c482bafdaf
There is code in the register allocator to restrict register allocation to the
|
il y a 2 ans |
|
Interferon
|
8382c6f586
Added generic WCH32Vx RISC-V processor types using memory size suffixes
|
il y a 2 ans |
 florian
|
63199a0966
* memory sizes updated
|
il y a 2 ans |
|
florian
|
e9ec4a8bb3
* more riscv32-freertos-esp32c3 stuff added
|
il y a 2 ans |
|
florian
|
bedd4edc72
+ first work for esp32-c3 support
|
il y a 2 ans |
|
florian
|
19ad26afd8
* Riscv32 and Riscv64 on linux: enable safecall support
|
il y a 3 ans |
|
florian
|
a16f35dcb1
+ support RV32E Extension
|
il y a 3 ans |
|
florian
|
def37052f1
+ RiscV32: patch by kupferstecher: compiler support of CH32V30*, part of #39777
|
il y a 3 ans |
|
florian
|
27fb9086aa
* cleanup: cs_opt_loopunroll is a generic optimization for a long time already
|
il y a 3 ans |
|
florian
|
ff3acfb8cd
* cleanup of 2.7.0 defines
|
il y a 3 ans |
 Jonas Maebe
|
592df7fa59
* disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does
|
il y a 5 ans |
 Jeppe Johansen
|
2678522db5
- RISC-V: Add controller types for common RV32 MCUs.
|
il y a 5 ans |
|
Jeppe Johansen
|
a1a17447ff
- Fix bug in 64bit softfloat double negation.
|
il y a 6 ans |
 pierre
|
828a248287
Systematically include fpcdefs.inc at sart of all units used by compiler
|
il y a 6 ans |
|
Jeppe Johansen
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
il y a 7 ans |
