tg74
|
4dc5442fa5
support vector operand writemask,zeroflag
|
7 years ago |
tg74
|
31e4d4ef5e
AVX512 support for MMRegister xmm16..31 and ymm16..31, zmm0..31, vpaddsb support AVX512
|
7 years ago |
nickysn
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
nickysn
|
5f66f5cebb
+ distinguish between x86 flags subregisters: flags, eflags and rflags
|
8 years ago |
sergei
|
5af873ee5b
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
11 years ago |
nickysn
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
12 years ago |
florian
|
283ff05127
* merged avx support in inline assembler developed by Torsten Grundke
|
13 years ago |
florian
|
4dee21c60e
+ NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added
|
13 years ago |
florian
|
87da67129c
* rtl compilation with x86_64 binary writer fixed
|
19 years ago |
florian
|
588e2c38bf
* dwarf branch merged
|
21 years ago |
peter
|
e487793919
* %st is st0 in nasm
|
22 years ago |
peter
|
6a8d5eb25d
* NEWRA branch merged
|
22 years ago |