 florian
|
be4c56a05c
* patch by Christo Crause: fix startup code for avrtiny subarch, resolves #36650
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
61c6c04f71
+ patch by Christo Crause: Support for attiny10x controllers, resolves #36645
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
ea2a93731d
* patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 3/3
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
fd5614576f
* patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 2/3
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
0dc7bfde42
* patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 1/3
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
3ee32648c0
* system unit can be build for subarch avrtiny
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
4f5b872098
* patch by Christo Crause: avrtiny26 controller is not subarch avr25 but avr2, resolves #36620
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
0a66f8f1dd
* patch by Christo Crause: Correct subarch for avrtiny series in compiler, resolves #36619
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
8917c66151
* AVR: use CP ...,r1 instead of CPI ...,0 to enable all registers being used as first operand
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
ce336a08c5
* omit first not, helps the reg. allocator to find a workable colouring, resolves #36611
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
23d26d495f
* AVR: attiny can do post increment operations, so remove code working around this
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
6d2880e809
* AVR: do not insert jmp if not supported
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
0add128d7b
+ AVR: initial support of the avrtiny architecture in the rtl
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
bee41253bd
+ AVR: initial support for the avrtiny architecture
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
150fac54cb
* changes shift parameter of shift helpers into ALUUInt, as there is an "and" used anyways, this does not change semantics but reduces register pressure on 8 bit targets
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
4a73c31c82
* AVR: tcgavr.normalize_ref must always load the reference into tmpreg
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
a9bbcccb5d
+ AVR: GetDefaultZeroReg and GetDefaultTmpReg
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
cda78c398f
+ AVR: cputype cpu_avrtiny
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
3328f991c7
* AVR: fixes pushing and handling of stack passed parameters
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
fbb3fe56a9
* AVR: fixed TDwarfAsmCFILowLevel.generate_initial_instructions
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
201a89504e
* patch by Christo Crause: reg. allocation information if non-volatile registers
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
b04f398d27
* avr: help the compiler with constant loading to avoid ie 200309041
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
3b5dfbf79c
* avr: more precise execution weigth for shift loops
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
b241fec17b
* avr directly encodes constant shifts of 64 bit values
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
647c5889de
* simplified fpc_mul_qword so it compiles again on avr, fixes #36236 but does not solve the root of the problem
|
%!s(int64=5) %!d(string=hai) anos |
|
florian
|
63375effda
* patch by Christo Crause: fix for r43136
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
8e68ea69cb
* (modified/re-formatted) patch by Christo Crause: AVR: Optimizing code generation for shift with compile time constant
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
bf85e51962
* AVR: patch by Christo Crause: fixes tcgavr.g_concatcopy for data with size>255, resolves #36066
|
%!s(int64=6) %!d(string=hai) anos |
 Jeppe Johansen
|
821a83f735
* Fix exitcode handling for avrsim target. Patch by Christo Crause
|
%!s(int64=6) %!d(string=hai) anos |
|
florian
|
97b0bda68d
* fix tcgavr.g_flags2reg for sizes > 1 byte
|
%!s(int64=6) %!d(string=hai) anos |
