Auteur | SHA1 Message | Date |
---|---|---|
|
7f8f733963 * RiscV32 correctly set operands of div/mod operations, resolves #37743 | il y a 4 ans |
|
28f25b2df0 * reworked usage of tcgnotnode.handle_locjump | il y a 5 ans |
|
7405ae2758 Fix trv32notnode, by using same code as for riscv64 CPU | il y a 5 ans |
|
a1a17447ff - Fix bug in 64bit softfloat double negation. | il y a 6 ans |
|
ceb38833f2 Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk. | il y a 7 ans |