 Jonas Maebe
|
d23299af1e
* fixed cgsize2subreg() for integer registers (we can use 32 and 64 bit
|
10 years ago |
|
Jonas Maebe
|
f5950ac4cd
+ added remaining aarch64 shift/extension modes
|
10 years ago |
|
Jonas Maebe
|
24d3b1cdf6
+ tcgsizep2size[] to convert a tcgsize to its power-of-2 bytesize
|
10 years ago |
|
Jonas Maebe
|
a49d386541
+ SW postfix for sign extending a 32 bit integer
|
10 years ago |
|
Jonas Maebe
|
ff61aba3fe
* there is no ROR shiftmode on AArch64
|
10 years ago |
|
Jonas Maebe
|
3cfa91a249
* enable cgsize2subreg() and cgsize2subreg() to differentiate between 32 and
|
10 years ago |
|
Jonas Maebe
|
df8b644190
- removed some ARM leftovers
|
10 years ago |
|
Jonas Maebe
|
76d779b648
* added SW suffix
|
10 years ago |
|
Jonas Maebe
|
f1b619a942
* made (X|W)ZR and (W)SP separate registers, because a number of
|
10 years ago |
|
Jonas Maebe
|
e8c9b94147
* X29 is callee-saved
|
10 years ago |
 svenbarth
|
c48d572996
Implement support for saving and restoring address registers.
|
12 years ago |
 florian
|
9e35bfa252
* adapt condition
|
13 years ago |
|
florian
|
ca75588989
+ first cpubase implementation for aarch64
|
13 years ago |
