sergei
|
e0082262cc
* Don't generate VMT checking code twice (gen_load_vmt_register generates it already).
|
11 years ago |
sergei
|
a5d5ce8eb2
* TP-style object destructors do not need actual VMT in hidden parameter, a constant flag indicating need to free memory is sufficient.
|
11 years ago |
florian
|
be17962748
* delete test file immediately after they were used, external tools might get into trouble trying deleting them due to the uncommon names
|
11 years ago |
marco
|
e7639e582c
* try fix #25657
|
11 years ago |
Jonas Maebe
|
868b4f50e9
* use spilling_operation_type() instead of a big table to determine whether
|
11 years ago |
Jonas Maebe
|
de0ced1522
* A_INSLWI, A_INSLWI_, A_INSRWI, A_INSRWI_ also modify operand 0
|
11 years ago |
Jonas Maebe
|
6a4afd3a33
* changed uses of "exit" in constructors to if/then constructs, to
|
11 years ago |
Jonas Maebe
|
4e9c54278e
* the function result of constructors always is self, always is valid and is
|
11 years ago |
florian
|
e6b68d19c8
* reordered decision how arguments for inlining are handled
|
11 years ago |
Jeppe Johansen
|
07b2982e77
Don't do ARM FoldShiftLdrStr peephole optimization if there's an offset in the reference.
|
11 years ago |
florian
|
2a7dcf6c7b
* formatting
|
11 years ago |
florian
|
e3f9982ee1
* make_not_regable is a matter of code generation so do it in pass_1
|
11 years ago |
florian
|
fbcfb63826
+ implement tcasenode.pass_typecheck
|
11 years ago |
florian
|
d71bfe4c6f
* var parameters can be put in registers if the callee is inlined
|
11 years ago |
florian
|
cd6f4d4469
* fix tsubscriptnode to handle left.location being an fpu or mm register as well.
|
11 years ago |
Tomas Hajny
|
77967432ef
* always use forward slashes in path to fpmake similarly to paths to other tools in Makefiles
|
11 years ago |
masta
|
81517fdf70
Rerun peephole optimizers on the whole block
|
11 years ago |
marco
|
4fa8998541
* add SMsgDlgClose, Patch by stocki Mantis #25616
|
11 years ago |
masta
|
3f8549365a
Don't schedule LDRD on ARM
|
11 years ago |
florian
|
28a8dc42c6
* fix tcgx86.a_op_reg_reg on x86-64 and make use of it
|
11 years ago |
florian
|
7d7bf1d877
+ make use of SHLX/SHRX on CPUs supporting BMI2
|
11 years ago |
florian
|
8fba876904
* apply cse to static symbols on x86-64 as well, if their address can be stored
|
11 years ago |
florian
|
d8c0f11ff9
+ cs_userbp optimizer switch, so on x86-64 the compiler can make use of rbp if it is not needed as frame pointer
|
11 years ago |
florian
|
a3f58e84be
* rbp can be used for normal purpose under certain conditions so it shouldn't interfere with all other registers
|
11 years ago |
florian
|
ecdfe75841
* tests fail if dead values are optimized so disable dead value optimization for the tests
|
11 years ago |
florian
|
546f4a5d46
* force records with LOC_CONSTANT into memory when they are subscripted
|
11 years ago |
florian
|
1d73f49330
* do not force the index location to a register for vec. nodes if the index is already in a register
|
11 years ago |
florian
|
cd235d8409
+ simplify shl/shr x, if (x mod bitsizeof(left))=0
|
11 years ago |
florian
|
b1f54b2853
* indentation fixed
|
11 years ago |
florian
|
8989a40b4f
* more flags to mark changes fixed
|
11 years ago |