 Pierre Muller
|
f2f39d4aaa
Avoid wrong typecast by checking explictly that hp1 is indeed an instruction
|
7 bulan lalu |
 florian
|
e082fe9752
+ OptPass1FSGNJ optimization
|
7 bulan lalu |
|
florian
|
b5eaa8555a
* apply OptPass1FOP to FMIN/FMAX as well
|
7 bulan lalu |
|
florian
|
72daf3f556
* RiscV64: optimize 32 bit shift instructions as well
|
7 bulan lalu |
|
florian
|
64e87c87bc
* apply OptPass1OP to SLT/SLTU as well
|
7 bulan lalu |
|
florian
|
065a81b72c
+ apply OptPass1OP to LA as well
|
8 bulan lalu |
|
florian
|
b26c009d90
* apply Addi0Op2Op to more operations
|
8 bulan lalu |
|
florian
|
e8144afb6b
* draft of improving Addi0Op2Op
|
8 bulan lalu |
|
florian
|
c45d03851a
+ Addi2Nop optimization
|
8 bulan lalu |
|
florian
|
89b1cdefbe
* more use of OptPass1OP
|
9 bulan lalu |
|
florian
|
ccae78f97a
+ RiscV64: apply OptPass1OP also to addiw
|
9 bulan lalu |
|
florian
|
2cfb790eb7
* apply OptPass1FOP to FCVT.*.*
|
10 bulan lalu |
|
florian
|
c83a047dda
* extend use of OptPass1FOP
|
10 bulan lalu |
|
florian
|
28e1daa8e1
* apply OptPass1FOP to more opcodes
|
10 bulan lalu |
|
florian
|
fe4f121721
* generalize FOpFsgnj02FOp optimization
|
10 bulan lalu |
|
florian
|
477b9ad556
+ RiscV: FOp.sFsgnj.s02FOp.s optimization
|
10 bulan lalu |
|
florian
|
683b566cb7
* improve RiscV assembler optimizer
|
10 bulan lalu |
|
florian
|
42f15792ec
+ first batch of instructions added for Addi0Op2Op
|
10 bulan lalu |
|
florian
|
584e49c6a2
* Addi0Op2Op has to consider both operands
|
10 bulan lalu |
|
florian
|
e9fa0510d0
* RiscV: extend Addi0Op2Op
|
10 bulan lalu |
|
florian
|
b667be825e
+ RiscV: Addi0Op2Op optimization
|
10 bulan lalu |
|
florian
|
f356d8cc51
* fix RiscV32 compilation
|
11 bulan lalu |
|
florian
|
2123c59941
+ RiscV: AndiAddwi02Andi optimization
|
11 bulan lalu |
|
florian
|
7c023d33d0
* RiscV: fix AndiAndi2Andi optimization
|
11 bulan lalu |
|
florian
|
6ef37d999a
+ Risc-V: instructions of B extension
|
1 tahun lalu |
|
florian
|
f1a173bdf6
* improve Risv-V optimizer
|
1 tahun lalu |
|
florian
|
23dec631f5
+ Risc-V: apply OptPass1OP to more operations
|
1 tahun lalu |
|
florian
|
cc2406ad74
* factor out TRVCpuAsmOptimizer.OptPass1Add
|
1 tahun lalu |
|
florian
|
8708144c50
+ RiscV: AndiAndi2Andi
|
1 tahun lalu |
|
florian
|
80febbd8cf
* Risc-V: use OptPass1OP more
|
1 tahun lalu |
