Jonas Maebe
|
820d2f7135
* support OS_32/OS_64 in AArch64 cgsize2subreg() for MM registers (can happen
|
6 years ago |
florian
|
0a5e6d29cb
+ implement assembler optimization Str/LdrAdd/Sub2Str/Ldr Postindex done
|
6 years ago |
pierre
|
92acd38f40
Fix for bug report #34380
|
6 years ago |
nickysn
|
518cdf9674
* replaced the saved_XXX_registers arrays with virtual methods inside
|
7 years ago |
Jonas Maebe
|
7395058cf3
* recognise tb(n)z as branch opcode (patch by Edmund Grimley Evans)
|
10 years ago |
Jonas Maebe
|
bc5a33ffac
* fixed flags_to_cond() and inverse_cond() for C_GE
|
10 years ago |
Jonas Maebe
|
30b0f830c3
* fixed std_param_align
|
10 years ago |
Jonas Maebe
|
96fcf6a12d
* added BL and CB(N)Z to is_calljmp()
|
10 years ago |
Jonas Maebe
|
aa0e2e9170
* fixed cgsize2subreg and cgsize2subreg for mm subreg sizes
|
10 years ago |
Jonas Maebe
|
c2b1ff41d5
- removed ARM leftover tspecialregflag type
|
10 years ago |
Jonas Maebe
|
4c504098ca
+ C_CS/C_CC condition and F_HS/F_LO flag aliases
|
10 years ago |
Jonas Maebe
|
6e55e8356e
+ IP0/IP1 register aliases
|
10 years ago |
Jonas Maebe
|
de2dd592ab
+ shiftedregmodes and extendedregmodes set constants
|
10 years ago |
Jonas Maebe
|
17bcd207af
* fixed lowercase entry in uppercond2str
|
10 years ago |
Jonas Maebe
|
01a6777530
* simplified flag_2_cond array range
|
10 years ago |
Jonas Maebe
|
51a094a917
+ FP/LR register aliases
|
10 years ago |
Jonas Maebe
|
e6d7c6a62a
+ is_shifter_const() function to determine whether a constant can be encoded
|
10 years ago |
Jonas Maebe
|
d23299af1e
* fixed cgsize2subreg() for integer registers (we can use 32 and 64 bit
|
10 years ago |
Jonas Maebe
|
f5950ac4cd
+ added remaining aarch64 shift/extension modes
|
10 years ago |
Jonas Maebe
|
24d3b1cdf6
+ tcgsizep2size[] to convert a tcgsize to its power-of-2 bytesize
|
10 years ago |
Jonas Maebe
|
a49d386541
+ SW postfix for sign extending a 32 bit integer
|
10 years ago |
Jonas Maebe
|
ff61aba3fe
* there is no ROR shiftmode on AArch64
|
10 years ago |
Jonas Maebe
|
3cfa91a249
* enable cgsize2subreg() and cgsize2subreg() to differentiate between 32 and
|
10 years ago |
Jonas Maebe
|
df8b644190
- removed some ARM leftovers
|
10 years ago |
Jonas Maebe
|
76d779b648
* added SW suffix
|
10 years ago |
Jonas Maebe
|
f1b619a942
* made (X|W)ZR and (W)SP separate registers, because a number of
|
10 years ago |
Jonas Maebe
|
e8c9b94147
* X29 is callee-saved
|
10 years ago |
svenbarth
|
c48d572996
Implement support for saving and restoring address registers.
|
12 years ago |
florian
|
9e35bfa252
* adapt condition
|
12 years ago |
florian
|
ca75588989
+ first cpubase implementation for aarch64
|
12 years ago |