 florian
|
1d5a31ed41
+ comment
|
4 weeks ago |
|
florian
|
a45253c7ac
* fix AndiSb2Sb optimization
|
4 weeks ago |
|
florian
|
0d2297c9ca
+ AndiSb2Sb optimization
|
1 month ago |
|
florian
|
62236ec2bb
* proper naming
|
6 months ago |
|
florian
|
b1151ef4ea
+ missing instruction
|
6 months ago |
|
florian
|
0785652b55
+ RiscV: handle ror(i)(w) in the assembler optimizer
|
6 months ago |
|
florian
|
cafaa9f5b8
+ RiscV: handle rol(w) in the assembler optimizer
|
6 months ago |
|
florian
|
310069221a
* comment fixed
|
6 months ago |
|
florian
|
61bf79c0ac
+ RiscV: FcmpAndi2Fcmp optimization
|
6 months ago |
|
florian
|
860a2d0145
- disable Slti0B2B as well
|
7 months ago |
|
florian
|
ad50adf5f3
* some RiscV optimizer improvements and fixes
|
7 months ago |
|
florian
|
c7290bfb78
* enclose {$define DEBUG_AOPTCPU} in {$ifdef EXTDEBUG}
|
7 months ago |
|
florian
|
1f6ac0609e
+ SltiAndi2Slti optimization
|
7 months ago |
|
florian
|
e6d140df80
* make TRVCpuAsmOptimizer.OptPass1SLTIU look further ahead
|
7 months ago |
|
florian
|
d91be468da
* fix SltiuAndi2Sltiu optimization
|
7 months ago |
|
florian
|
7a19bc012a
+ RiscV: SltiuAndi2Sltiu optimization
|
7 months ago |
|
florian
|
783436f2a1
* factor out TRVCpuAsmOptimizer.OptPass1SxxI
|
7 months ago |
|
florian
|
2679972f38
* factor out TRVCpuAsmOptimizer.OptPass1SLTIU
|
7 months ago |
|
florian
|
70591f6449
* factor out TRVCpuAsmOptimizer.OptPass1Andi
|
7 months ago |
|
florian
|
4427392d56
* RiscV: fix AddiAddi2Addi optimization
|
7 months ago |
|
florian
|
bf41de879a
* factor out TRVCpuAsmOptimizer.OptPass1SLTI
|
8 months ago |
|
florian
|
5c6abd2e51
* factor out TRVCpuAsmOptimizer.OptPass1SLTx
|
9 months ago |
|
florian
|
5bb4049737
* remove accidently committed debug statement
|
9 months ago |
|
florian
|
dc2c6c8996
* factor out TRVCpuAsmOptimizer.OptPass1Sub
|
9 months ago |
 Pierre Muller
|
f2f39d4aaa
Avoid wrong typecast by checking explictly that hp1 is indeed an instruction
|
9 months ago |
|
florian
|
e082fe9752
+ OptPass1FSGNJ optimization
|
9 months ago |
|
florian
|
b5eaa8555a
* apply OptPass1FOP to FMIN/FMAX as well
|
9 months ago |
|
florian
|
72daf3f556
* RiscV64: optimize 32 bit shift instructions as well
|
9 months ago |
|
florian
|
64e87c87bc
* apply OptPass1OP to SLT/SLTU as well
|
9 months ago |
|
florian
|
065a81b72c
+ apply OptPass1OP to LA as well
|
9 months ago |
