 nickysn
|
ff1ee6836d
+ fix RegReadByInstruction for the x86 MOVSD instruction
|
8 anni fa |
|
nickysn
|
0c244046a9
* proper register change info for the movs,cmps and scas x86 string instructions
|
8 anni fa |
|
nickysn
|
1d34e96064
+ added x86 instruction flag Ch_RFLAGScc, indicating instructions that read
|
8 anni fa |
|
nickysn
|
1146b7c12c
+ added detailed information for individual flag bits use for most x86
|
8 anni fa |
|
nickysn
|
869f395a31
+ added knowledge to the compiler for the x86 instructions, that don't read
|
8 anni fa |
|
nickysn
|
12a1ad66b2
+ added the Ch_RDirFlag change attribute to the STOSx instructions (previously
|
8 anni fa |
|
nickysn
|
9303a8f61a
* changed the x86 TInsProp.Ch structure from a 3-element array to a pascal set;
|
8 anni fa |
|
nickysn
|
189e49998c
* fixes to the x86 instruction flags tracking attributes:
|
8 anni fa |
 florian
|
48fbd569fd
* support for the CDQE instruction, by Emelyanov Roman, resolves #30978
|
9 anni fa |
|
florian
|
56252d59f0
+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933
|
9 anni fa |
|
florian
|
a7516dfb50
* fix modification information of VCOMISS and VCOMISD
|
9 anni fa |
|
florian
|
0c13f3ce3e
* fix modification information for vand*
|
9 anni fa |
|
florian
|
406e3c4ac1
+ support xgetbv instruction, resolves issue #29958
|
9 anni fa |
|
florian
|
8d5cc3dfa4
* (extended and modified) patch by Emelyanov Roman to add suport of RDRAND, RDSEED and TSX instructions set, resolves issue #29893.
|
9 anni fa |
 sergei
|
0f301b4c57
* Fixed spilling info for vcvt* instructions, part of Mantis #29783.
|
9 anni fa |
|
florian
|
a3964d9ee0
+ support for RDTSCP, resolves issue #28916
|
9 anni fa |
|
florian
|
99635658ec
* corrects change flags for VSQRTSD
|
10 anni fa |
|
florian
|
d6e4af8279
+ applied remaining patches of Torsten Grundke: adds gather instructions of avx2
|
10 anni fa |
|
sergei
|
dc628b8969
* x86: Completely skip instructions that do not exist for target CPU bit width. The existing behavior of writing mnemonics and properties but no encoding allows an invalid instruction to be recognized by assembler reader or even generated by compiler, but it but won't assemble anyway.
|
11 anni fa |
|
florian
|
842e027a9f
+ prove of concept how FMA4 could be supported in inline assembler
|
11 anni fa |
|
florian
|
a79be2b05c
+ support for FMA instructions in inline assembler
|
11 anni fa |
|
florian
|
aa107b914c
* merged avx2 branch, developed by Torsten Grundke
|
11 anni fa |
|
florian
|
13cb468a8e
* fixed modification information for some avx instructions
|
11 anni fa |
|
florian
|
be0a29da95
* fix modification information for bmi instructions
|
11 anni fa |
 Jonas Maebe
|
a1eb9a0f99
* fixed spilling of CMOVcc instruction: it "reads" operand two (in the sense
|
11 anni fa |
|
florian
|
8989a40b4f
* more flags to mark changes fixed
|
11 anni fa |
|
florian
|
2ec5a649d7
* set Ch_* for more operations
|
11 anni fa |
|
florian
|
7028210817
+ tzcnt assembler instruction
|
11 anni fa |
|
nickysn
|
f6e846c574
+ added the NEC V20/V30 instructions
|
12 anni fa |
|
florian
|
9b6094a58c
+ added a few BMI instructions to see if they can be encoded
|
12 anni fa |
