| .. |
|
aoptcpu.pas
|
aee000a773
* i8086's TCpuAsmOptimizer made a descendant of TX86AsmOptimizer
|
8 years ago |
|
aoptcpub.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
12 years ago |
|
aoptcpud.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
12 years ago |
|
cgcpu.pas
|
4e4e5d6d07
+ allocate and free the flags register (when necessary), when generating code
|
8 years ago |
|
cpubase.inc
|
298cde6489
+ initial code in aoptcpu for i8086: make use of lds/les
|
10 years ago |
|
cpuinfo.pas
|
5f87ac5d47
+ added 486 to the list of supported CPUs on the i8086 and i386 targets
|
9 years ago |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
9 years ago |
|
cpupara.pas
|
fa3b0ca312
* support marking defs created via the getreusable*() class methods as
|
9 years ago |
|
cpupi.pas
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
8 years ago |
|
cputarg.pas
|
c2305809dc
+ added an i8086-embedded target support to the compiler (RTL and makefile
|
9 years ago |
|
hlcgcpu.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
i8086att.inc
|
56252d59f0
+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933
|
8 years ago |
|
i8086atts.inc
|
870fda34d5
* x86 AT&T reader and writer: cleaned up usage of attsufMM suffix:
|
8 years ago |
|
i8086int.inc
|
56252d59f0
+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933
|
8 years ago |
|
i8086nop.inc
|
133fcb5ab2
* Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code.
|
8 years ago |
|
i8086op.inc
|
56252d59f0
+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933
|
8 years ago |
|
i8086prop.inc
|
af48d176ec
+ precise flag information for the ucomiss,ucomisd,vucomiss and vucomisd x86 instructions
|
8 years ago |
|
i8086tab.inc
|
133fcb5ab2
* Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code.
|
8 years ago |
|
n8086add.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
n8086cal.pas
|
bacd303208
* synchronized with trunk up to r27758
|
11 years ago |
|
n8086cnv.pas
|
a55b728d34
* optimizations for ofs() on i8086 to load only the offset (in a temporary
|
9 years ago |
|
n8086con.pas
|
b0130c008d
+ show the full segment:offset value of far and huge pointer const nodes in the node tree generated by -vp
|
9 years ago |
|
n8086inl.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
n8086ld.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
n8086mat.pas
|
b8c4dd9e18
+ implemented 64-bit OP_SHR,OP_SHL and OP_SAR in a_op64_reg_reg for i8086 and
|
8 years ago |
|
n8086mem.pas
|
a25ebbba3e
+ added volatility information to all memory references
|
8 years ago |
|
n8086tcon.pas
|
ef2c6065b6
+ added support for word/smallint typed constants, initialized with ofs() on i8086
|
9 years ago |
|
n8086util.pas
|
1cb8c0d00c
* specify the def of assembler level symbols defined via
|
9 years ago |
|
r8086ari.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086att.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086con.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086dwrf.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086int.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086iri.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086nasm.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086nor.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086nri.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086num.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086ot.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086rni.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086sri.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086stab.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
r8086std.inc
|
c8487c4150
+ added individual bits of the x86 flags register as subregisters
|
8 years ago |
|
ra8086att.pas
|
a04cbc09b0
* changed the default i8086 asmmode to Intel
|
12 years ago |
|
ra8086int.pas
|
a04cbc09b0
* changed the default i8086 asmmode to Intel
|
12 years ago |
|
rgcpu.pas
|
bacd303208
* synchronized with trunk up to r27758
|
11 years ago |
|
symcpu.pas
|
35b0201002
+ added an unsigned counterpart to tpointerdef.pointer_arithmetic_it_type (needed by inc/dec)
|
8 years ago |
|
tgcpu.pas
|
9880b53242
* changed all alignment parameters in the temp manager to shortint
|
11 years ago |
nickysn
af48d176ec
+ precise flag information for the ucomiss,ucomisd,vucomiss and vucomisd x86 instructions