| .. |
|
aasmcpu.pas
|
ced4e6c27d
--- Merging r39714 into '.':
|
7 anni fa |
|
agarmgas.pas
|
7c7f2cfdea
* pass float abi always to the arm assembler
|
3 anni fa |
|
aoptcpu.pas
|
92cd9502ef
Merge of revisions 40277
|
6 anni fa |
|
aoptcpub.pas
|
d37e72dbf9
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
11 anni fa |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 anni fa |
|
armatt.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 anni fa |
|
armatts.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 anni fa |
|
armins.dat
|
a3db71325e
Merge of commit #47207
|
4 anni fa |
|
armnop.inc
|
4f5f3c4a09
+ support for vmov.xx vreg,#imm on arm
|
7 anni fa |
|
armop.inc
|
9d1646e2a8
Add support for writeback in RFE and SRS instructions.
|
9 anni fa |
|
armreg.dat
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
armtab.inc
|
a3db71325e
Merge of commit #47207
|
4 anni fa |
|
cgcpu.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
cpubase.pas
|
92cd9502ef
Merge of revisions 40277
|
6 anni fa |
|
cpuelf.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
cpuinfo.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
cpunode.pas
|
a0efde8167
* automatically generate necessary indirect symbols when a new assembler
|
9 anni fa |
|
cpupara.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
cpupi.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
cputarg.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
|
hlcgcpu.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 anni fa |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
12 anni fa |
|
narmadd.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 anni fa |
|
narmcal.pas
|
f5f895e2a3
syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed
|
8 anni fa |
|
narmcnv.pas
|
c961c72c30
* tarmtypeconvnode.first_int_to_real should call the generic method in the parent class, if soft fpu code is generated, resolves #31350
|
8 anni fa |
|
narmcon.pas
|
4aa0ad6735
* use vmov.xx to load float constants if possible
|
7 anni fa |
|
narminl.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 anni fa |
|
narmmat.pas
|
d1f31fab15
Merge commits 42525 and 45891 that add
|
5 anni fa |
|
narmmem.pas
|
d6de2c03cb
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
10 anni fa |
|
narmset.pas
|
197f5cbec5
* let all the case code generation work with tconstexprint instead of aint,
|
4 anni fa |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 anni fa |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 anni fa |
|
raarmgas.pas
|
1b66995754
* factored out check to determine whether a variable can be subscripted in
|
7 anni fa |
|
rarmcon.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmdwa.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmnor.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmnum.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmrni.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmsri.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmsta.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmstd.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rarmsup.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 anni fa |
|
rgcpu.pas
|
4686f61002
* keep track of the temp position separately from the offset in references,
|
7 anni fa |
|
symcpu.pas
|
3ac703506c
* rest of the previous accidental partial commit
|
6 anni fa |
|
tripletcpu.pas
|
76045bfc04
* merged macOS/AArch64 support + revisions these changes depended on
|
5 anni fa |
florian
7c7f2cfdea
* pass float abi always to the arm assembler